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Abstract
This thesis describes the development of a novel form of single and three-phase
Active Power Filter (APF) which require less components than normal. This is
achieved by making use of energy storage components which are already present in

the system and at the load. The implementation of a single-phase APF, which require

just one bidirectional switch across the nonlinear load, is described. A simple con

strategy is presented to reduce the current distortion to an acceptable level. Simu

and experimental results for a low power prototype circuit are included showing tha
current harmonic filtering using this APF circuit is effective.

To achieve current harmonic filtering and compensate the negative and zero sequence
current in three-phase four-wire systems, a new APF is presented. The proposed APF

consists of four bidirectional switches connected in star at the AC terminals of th
nonlinear load. A new control algorithm based on three-dimensional vector switch

control is derived and implemented on a digital signal processor (DSP) to control t

APF. Results from simulation and a 2.5 kVA experimental set-up show the suitability
of the proposed approach for the removal of current harmonics and for the
compensation of fundamental unbalance currents and reactive power consumed by the
load.

It is proposed to use the new circuit in a commercial building installation, althou

there are a number of practical problems to be solved before this can become feasib
These practical problems are investigated in the thesis. The effect of t£ie APF
v

switching on power diodes in the nonlinear load is investigated. A simple model for

reverse recovery in a power diode is used to predict the switching losses of the p

diodes, and tested by experimental results. The other problem to be investigated i
overvoltage across switches because of downstream line inductance between the APF
location and the nonlinear load. It is shown that this problem can be solved by
installing the APF across the biggest nonlinear load.
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CHAPTER 1
INTRODUCTION
1.1 Harmonics in Power Systems
Electric utilities aim to generate voltage with a perfect sinusoidal waveshape
the fundamental frequency (50 Hz in Australia). In practice the waveform is
distorted. One type of distortion is harmonic when there are additional

components which are also sinusoidal in shape, but having a frequency which is a
multiple of the fundamental. They are generated by nonlinear loads which are
increasing both in number of units and their rating. Unlike linear loads which
have constant impedance and a current waveshape which mirrors the applied
voltage, nonlinear loads do not present constant impedance to the circuit.

The most common nonlinear loads in industry are static power converters, such
as variable speed drives, uninterruptable power supply (UPS), cycloconverters
and rectifiers, although several other loads like arc furnaces, magnetic cores,

resistance "arc" welders also draw distorted currents. In the domestic and servi
industry area, nonlinear loads include TV sets, VCRs, computers, laser printers,
electronic lighting ballasts, and air conditioning units [1, 2].

In three-phase systems, hannonic currents have been categorised into positive,

negative, and zero sequences [3]. Table 1.1 list all the lower harmonic currents
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and their respective sequences in a balanced three-phase system. Positive

sequence harmonic currents can be represented as phasors rotating in the A-B-C
phase sequence. Negative Sequence harmonic currents can be represented as
phasors rotating in the A-C-B phase sequence, analogous to a phase reversal.
Zero sequence harmonic currents, also known as triplen harmonics, can be

represented as phasors that are in phase with each other and only exist in thr
phase, four-wire distribution systems.

Most current waveforms drawn by nonlinear loads have halfwave symmetry, i.e.

the second half of the waveform is the negative of the first half of the wavef
So:
i(t)=-i(t+T/2) (1.1)
where T is the time period of the current waveform. In this type of waveform,

only odd harmonics exists. It worth mentioning that in unbalanced systems, eac
harmonic can have its own set of sequence components. For example in a power

Sequence
Positive

Negative

Zero

1
4
7
10
13
16
19

2
5
8
11
14
17
20

3
6
9
12
15
18
21

etc.
Table 1.1: Harmonic sequences in a balanced three-phase system

Chapter 1: Introduction
system when only two phases are loaded, the fundamental component will have
its own set of positive, negative, and zero sequence currents [4].

Total Harmonic Distortion (THD) is the most widely used term to measure the
harmonic level in a power system voltage or current. THD usually is measured

with respect to both voltage and current, and it is equal to the square root

sum of the squares of all harmonics divided by the fundamental. Furthermore i
this thesis, THCD is used for Total Harmonic Current Distortion and THVD for
Total Harmonic Voltage Distortion. Both terms have been defined in equations
(1.2) and (1.3) respectively.
2

T H C D = v "=2
I]

(1.2)

ln-»oo

V iv»'
2

THVD = -5---

(1.3)

i

where In and Vn are the RMS values of the nth harmonic currents and voltages,
and Ii and Vi are the RMS values of fundamental current or voltage. Normally
the maximum harmonic number, n, in both distortion functions is limited to
between the 19th and the 50th harmonic, depending on the desired accuracy [5].

When dealing with the power factor of nonlinear loads, it is important to not

that the power factor is not simply the cosine of the angle between the volta

and the current. This is known as the displacement factor (DF) and is only eq
to the power factor for linear loads with sinusoidal voltages and currents.
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Nonlinear loads have distorted current waveforms and this results in a distortion

component of the power factor (true power factor is the real power divided by th
total apparent power).

1.2 The Consequences of Harmonics
Harmonic currents and voltages result in several power quality problems for
power systems, as reported in the literature [2, 3, 5-8].
• Decrease the total power factor and therefore increase the volt-ampere
ratings of the power system equipment
• Voltage distortion at the Point of Common Coupling (PCC) because of the
voltage drop in the transformer and line impedance
• Failure of power factor correction capacitor due to resonant conditions that
can occur at a harmonic associated with the nonlinear load
• Reduction in the efficiency of rotating machines due to increasing iron and
copper losses
• Metering and instrumentation error particularly when resonant conditions
exist
• Overheating of transformers resulting in insulation damage and failure
• Interference with communication networks

1.3 Harmonic Standards
There are standards that set the maximum allowable levels of the current and

voltage distortion that apply to the individual consumers of electrical energy.

5
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Maximum harmonic current distortion (% of Iioad)
lsc/Iload

2-11

11-16

17-22

23-34

<20

4
7
10
12
15

2
3.5
4.5
5.5
7

1.5
2.5
4
5
6

0.6
1
1.5
2
2.5

20-50
50-100
100-1000
>1000

>34
0.3
0.5
0.7
1
1.4

Total

5
8
12
15
20

Table 1.2: Harmonic current distortion limits (DEEE standard 519-1992 [8])

Voltage level at P C C

Individual voltage distortion
(%)

Total harmonic voltage
distortion ( T H V D ) (%)

VPCC<69 kV

3

5

69 k V < V r c c <161 k V

1.5

2.5

161 k V < V P C C

1

L5

Table 1.3: Voltage distortion limits (IEEE standard 519-1992 [8])

instance, IEEE standard 519-1992 [8] specifies recommended limits on both

current and voltage distortions. Table 1.2 lists the harmonic current limits a

function of the ratio of short circuit current available at the point of common
coupling (PCC) to the maximum fundamental load current (Isc/Iioad)-

Standard 519-1992 also sets limits on the total harmonic voltage distortion
(THVD) that should exist anywhere on the power system, and on the amount of
any individual voltage harmonic as shown in Table 1.3. It recommends that the
maximum individual voltage hannonic should be limited to 3% of the
fundamental and the THVD to 5% on the distribution level system (69 kV and

below). The main purpose of all these standards related to the levels of harmon
is the requirement that consumer connected to the power system should be
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provided with the suitable voltage supply. Therefore it is necessary to reduce t

harmonic currents in the power system to acceptable level and also provide all or
part of the reactive power consumed by the nonlinear loads.

1.4 Solutions
There are three main techniques used to cancel/reduce current or voltage
harmonics. These methods are explained in the following subsections.

1.4.1 Passive Filters
Passive filters for reduction of harmonic currents consist of passive elements
such as resistance, inductance, and capacitance. The passive filters may be
classified by their manner of connection to the main circuit, their sharpness of
tuning, and the frequencies of their resonance.

Series passive filters consist of a parallel inductor and capacitor. They have a
impedance at the fundamental frequency and a very high impedance to all
harmonic currents on the load side. The harmonic current can be prevented from
entering the rest of the system by using shunt passive filters that have low
impedance to the harmonic frequencies
Shunt passive filters are used more in power systems because of some advantages
they have over series passive filters [5]. Shunt filters must allow the harmonic

currents to flow in the load, but not in the utility. If the harmonic currents ar

prevented from flowing in the load as in the case of series filters, the resultin
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Figure 1.1: Typical passivefiltertuned for low frequency harmonics

load voltage will be quite distorted. There are two c o m m o n types of shunt passive
filter: single tuned filter and high pass filter.

In general the lower order harmonics have the largest current magnitudes.
Therefore they require filters that have quite low impedances at these

frequencies. A single-tuned filter is a series LC circuit and is tuned to one of
lower harmonic frequencies (eg. 3rd, 5th, 7th, 11th, and 13th harmonic).
Figure 1.1 shows a typical passive filter tuned for the low frequency harmonics.
These filters are designed to provide a very low impedance path to allow
harmonic current to circulate in the load.

If the source impedance, Ls, were also extremely low, the LC sections alone
would be ineffective. Adding series inductor Lf makes the LC sections the
preferred low-impedance path for the harmonics. By knowing the value of Ls, the
amount of reduction for any single harmonic can be calculated using simple
current division. At fundamental frequency, the reactance of Lf should be very
low and at frequency higher than fundamental the impedance should be much

Chapter 1: Introduction

(a)

(b)

8

(c)

(d)

Figure 1.2: High-passfilter(a)firstorder; (b) second order; (c) third order; (d) C-type

higher. The value of the resistor R for each tuned filter determines the quality
factor Q of that filter and is equal to the ratio of the inductive or capacitive
reactance, at resonance, to the resistor. Typical values of Q range from 15 to 80
forfiltersused in industrial and commercial applications [3].

The higher order harmonics have smaller magnitudes and it is usually not
economical to use m a n y tunedfiltersto eliminate these harmonics. The high-pass
passivefiltersoffer a low impedance over a broad band of frequencies, for
instance, 17th and higher harmonics. Four types of high-passfiltersare shown in
Figure 1.2.

The first-order type requires a large capacitor and has excessive power loss at
fundamental frequency and, therefore, is rarely used. The second and third-order
type are simple to apply and provide a goodfilteringperformance. The thirdorder type has lower losses at fundamental frequency, but is less effective in its
filtering action. T o reduce the power loss of types 2 and 3, a n e w circuit, namely
type C, was designed [5]. In this filter the resistor is bypassed by a fundamental
frequency tuned arm (C2-L). This circuit is more susceptible to frequency
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variations because of the fundamental frequency tuning, but exhibits lower
losses.

1.4.1.1 The Limitations of Passive Filters

Although passive filters look very simple to design, they present some
disadvantages in practical application. These include:
• The source impedance strongly affects filtering characteristics.
• Passive filters are unable to adapt to network changes and filter components'
variations (such as temperature and aging).
• Series or parallel resonance between the passive filter components and
network impedance can cause amplification of harmonic currents on the
source side at a specific frequency.
• Passive filters act as a current sink to the harmonic voltage included in the
source. Consequently they can be overloaded when the source harmonic
voltage is significant.
• Passive filters are bulky and expensive when low THD is required.

1.4.2 Special Transformers
Kim et al [9] proposed to use a star/delta transformer between the AC and DC

side of the three phase diode rectifier. The main drawbacks of this topology are

that it is applicable only for the specified load and only triplen harmonics ca
eliminated by this method.
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There is another method to reduce current harmonic that includes the use of
complicated non-standard zigzag transformer connections [10]. This method,
however, contributes to the elevation of the neutral potential and is not
economical to implement.

1.4.3 Active Power Filters

The active power filter (APF), also known as the active power line conditioner, i
an innovative concept that has been mentioned in the literature over the past

several years. The general structure of these APFs, which is detailed in the next
chapter, includes inverters interfacing with energy storage elements.

1.5 Aim and Outline of the Thesis

The first purpose of this thesis is to develop an APF which does not require any

large energy storage elements and require less devices. Therefore the size, weig
and price of the APF can be reduced. Two prototype APF circuits for the single
phase and three-phase four-wire systems are proposed.
The second aim is to find a suitable control methodology for the proposed APFs

to reduce the current distortion to an acceptable level and to achieve unity pow

factor and in the case of three-phase APF to eliminate negative and zero current
sequences. Both proposed topologies and their control algorithms have been
verified by simulation and low power experimental set-ups.
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Chapter 2: In this chapter, various APF configurations with their respective
control strategies are presented. The various techniques are compared with each
other with respect to features, advantages, and disadvantages.

Chapter 3: The implementation of the new single phase APF, requiring only one

bidirectional switch, is discussed. This chapter presents some theory behind th
new filter, computer simulation results and results from a hardware
implementation of the APF.

Chapter 4: A new three-phase four-wire APF which requires four bidirectional
switches forming a star connection across the nonlinear load is presented. The
new method of operation of the APF switches, which is a type of vector switch
control in three dimensions, is detailed.

Chapter 5: The proposed three-phase, four-wire APF and its control algorithm
have been studied in simulation. The sensitivity of the APF to the source
inductance, DC voltage set point and switching frequency is investigated by
simulation. The simulation results of a prototype design for the balanced and
unbalanced nonlinear load are given.

Chapter 6: Design and implementation of a 2.5 kVA three-phase four-wire APF
is presented. Experimental results on a laboratory prototype of the APF are
provided to verify the principle of the operation. A comparison between the
conventional schemes and the new topology regarding cost and performance is
presented.

Chapter 1: Introduction

=______

IA_

Chapter 7: In this chapter some practical problems associated with using the
proposed APFs are discussed. The first problem is the introduction of more

power losses in power diodes of load with rectifier front ends due to switching
action of the APF, which is investigated by simulation and experiment. The
second problem which is investigated is the presence of downstream line
inductance between the APF location and the nonlinear load which causes over
voltage during the APF switching. One possible solution, which is installation
the APF close to the largest nonlinear load, is investigated by simulation.

1.6 Summary and Conclusions

In this chapter problems associated with voltage and current harmonics in power
system have been described. The problems associated with using passive filters
and special transformers which are employed to reduce current and voltage

distortions are reviewed. The drawbacks of these methods is generating interest

in the concept of active power filters that will be explained in the next chapt

CHAPTER 2
OVERVIEW OF ACTIVE POWER
_ ^
FILTERS
2.1 Introduction
Active Power Filters (APFs), in simple terms, generate and inject harmonics
equal but opposite to those created by nonlinear loads, cancelling the distortion
current and thereby improving the power quality of the power system. The
principles of A P F s were proposed in the 1970's [11, 12]. However, there was no
advance in A P F beyond a laboratory testing stage, because device technology
was too poor to practically implement the compensation principle. The
development of very fast Digital Signal Processors (DSP) along with the
remarkable progress in power semiconductor devices, such as the Insulated Gate
Bipolar Transistors (IGBT) and power transistor, makes it possible to overcome
these problems and realise practical A P F s [13, 14].

This chapter reviews different power electronic circuits proposed for APFs in the
literature over the last two decades, although the majority of these references
were published after 1990. The various circuits are then compared with respect to
features, benefits and drawbacks. Then, different hybrid filters which are
combinations of active and passivefiltersin series or parallel connections are
reviewed. Finally, different control methodologies that have been used for A P F s
are reviewed.
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Figure 2.1: Three types of A P F (a) shunt, (b) series, and (c) hybrid filters

2.2 Different APF Topologies
2.2.1 Basic Principles and System Configurations
APFs are connected between the load and the network source and are classified
into shunt, series, and hybrid types as shown in Figure 2.1. The shuntfilteris
connected in parallel and injects a harmonic current into the source to cancel the
harmonics contained in the load current. The seriesfilteris connected in series
with the network and it compensates for the harmonic voltage at the load
connection point. The hybridfiltercan be a combination of passive and active
filters. In this type "F" stands for any type offilter,either active or passive or a
combination of both. There are two basic types of inverters used as an A P F for
both shunt and series connections:
• Voltage Source: In this type offilter,the dc source of inverter consists of a
capacitor that resists sudden voltage changes.
• Current Source Inverter. In this type, the dc source consists of an inductor
that resists sudden current changes.
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The choice between these two types depends on the source of distortion at the
specified bus, equipment cost, and the amount of correction desired. In both
cases, the dc source plays an essential role as an energy element but it does not
need any separate dc power supply as it receives its power from the A C power
system through the switching action. Different types of single and three phase
active powerfiltersare explained in the following subsections.

2.2.2 Single-Phase APF
The basic configuration of a single phase shunt and series A P F with a capacitor
as energy storage is shown in Figure 2.2. A n inductor can also be used for both
shunt and series A P F s (current source inverter type). In the case of the shunt A P F
shown in Figure 2.2(a) [11, 15-20], thefiltercontroller senses the load current
harmonics, and then injects equal antiphase components into the utility. The
result is that the utility provides only the load fundamental current component,
and the activefilterprovides all the load harmonics.

The series APF of Figure 2.2(b) has a voltage output that works as an isolator for
voltage harmonics [21,22]. A distortion voltage appearing at the right of the filter
1
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Figure 2.2: Single phase A P F (a) shuntfilter,(b) series filter
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can be compensated by this filter that prevents the distortion from reaching the
left side of the filter.

Some drawbacks associated with series APFs have been mentioned by some
authors [13]. They would, in a fault case, be exposed to the whole short circuit

current, and this would require a very fast protection to save the filter and its
components. With a series filter switched-off, the whole system would be

disconnected and thus inoperable. Another problem with this type of filter is the
need for a voltage sensing control system. Therefore there is a risk of overload
and saturation of the APF, because it might correct the harmonics from all the
neighbouring loads. The above mentioned disadvantages are the main reason why
series filters will not be studied further in this thesis.

2.2.3 Three-Phase APF
Active filters in three-phase systems can be subdivided into two classes. In one

class, the neutral is not present, i.e. three-phase, three-wire filters. In the ot
class, the neutral conductor is present and available for use (i.e. three-phase,
four-wire systems).

2.2.3.1 Three-Phase, Three-Wire APF
The absence of the neutral conductor in a balanced three-phase, three-wire

system prevents the flow of triplen harmonic currents (i.e. 3r, 9*, 15 , etc.). The
primary purpose of any filtering in this type of distribution system is then the
elimination of the 5th, 7th, 11th, 13th, etc. harmonic components.
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Figure 2.3: Three-phase, three-wire A P F
The voltage source inverter type of three-phase three-wire APF is illustrated in
Figure 2.3. This type of APF inverter provides the harmonic currents required by
the load (e.g. 5th, 7th, etc.) and is described in numerous publications some of
which are referenced here [23-26]. If the utility voltage is not distorted, the
nonlinear load and filter combination can appear as a unity power factor load to
the utility. Of course, the practical level of filtering is a function of many
variables including source impedance, the inverter control loop, device
component rating, and the current sensor's accuracy and phase shift.

A current source inverter also has been used by some other authors [27-29]. D u e
to the higher efficiency of the voltage source inverter type, it is preferred by
many authors. For instance almost all APFs which have been put into practical
use in Japan are of the voltage source inverter type [13].

There is also another reported A P F circuit that has no large passive elements and

consists of only three switches in delta [30, 31] or star [32, 33] connection acro
the AC system as shown in Figure 2.4. The switches used in these circuits are
controllable in four quadrants and can be made from two transistors and two
diodes connected in series/parallel.
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(b)

Figure 2.4: APFs with no large passive elements (a) delta and (b) star connection

2.2.3.2 Three-Phase Four wire Active Power Filter
In practical situations, power is distributed through a three-phase, four-wire
system to domestic and commercial loads. Many of these applications uses single
phase power and usually employ power electronics converters that draw
excessive harmonic current of which a significant portion is the third harmonic
component. Triplen harmonic currents are in phase in three-phase systems.

Therefore they reinforce, rather than cancel, and the result is excessive neutral
current. A recent survey revealed that 22.6% of the surveyed sites had neutral
current more than 100% of the phase current [34]. This excessive neutral current
creates some potential problems that are as follows [35]:
• Wiring failure due to improper sizing of the neutral conductor
• Overheating of the transformer due to harmonic currents, resulting in
insulation damage and failure
• Excessive neutral-to-ground voltage due to a voltage drop caused by the
neutral current
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One possible solution is to derate the transformer and oversize the neutral wire.

this is an expensive solution. Another solution is the use of an APF. Three-phase,
three-wire APFs can be used on three-phase, four-wire distribution systems. This

type of filter cancels the 5th and 7th harmonics, etc. but cannot cancel the triple
harmonics because of the absence of the neutral connection to the inverter. The
two basic approaches to the implementation of active filtering in three-phase,
four-wire systems are as follows.

The first approach involves the use of three single-phase filters, each of which
connected between one of the three lines and neutral. This approach is simple to
implement once the single-phase filter has been designed, but requires isolation
in each filter or alternatively, three single-phase inverters powered from three
isolated buses [36].

Recently a number of active power filters have been proposed that can be used
for three-phase, four wire systems [29, 35, 37-40]. The active filter proposed by
Enjeti [35] only removes the zero sequence from phase current. The other
proposed APF can cancel all the harmonics when the neutral is returned to a

fourth switch leg as shown in Figure 2.5(a) There is also another topology, calle
split-capacitor, in which system neutral is connected to the electrical midpoint
the dc-bus through an optional inductor as shown in Figure 2.5(b). The analysis
and simulation results of these topologies and three single phase APFs are
summarised by Quinn and Mohan [39] showing that the four leg topology has
certain advantages over the capacitor-midpoint or three single-phase topologies.
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Figure 2.5: (a) Four leg and (b) capacitor-midpoint topology used as APF

2.2.4 Advantages and Limitations of Active Power Filters
Active power filters have the following advantages [41]:
• Continuous measurement and cancellation of current and voltage
harmonics.
• They do not consume any real power other than what is required to account
for the internal losses of switches and inductor.
• They can adapt to changing load conditions.
• They have fast response characteristics and sufficient bandwidth to cancel
several harmonics appearing in the power system.
• They employ state-of-the-art power semiconductor devices and therefore
are compact, light hi weight, and occupy little space.
However active power filters have the following problems [13, 42]:
• It is difficult to construct an APF with a high VA rating and high frequency
response and low loss.
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Figure 2.6: Cost versus performance for passive and active filters
• Total costs are high for low VA ratings compared to passive filters.
One of the important factors to be considered when evaluating the passive and

active power filters is the price of the filter in relation to its ability to suppr
distortion currents.

Figure 2.6 shows price versus residual distortion current [14]. A passive filter
achieve high performance (low distortion) by increasing circuit complexity. This
circuitry must be rated in proportion to the VA rating of the load and therefore
the cost increases with performance. An active filter achieves high performance
by improving the control of the basic hardware. Thus, the cost is almost
insensitive to performance level, since control hardware is cheap.

A few approaches to reduce rating in active filters have been proposed. It seems
that using APF in conjunction with passive filters improves performance and
extends the potential application of active filters. Different structures that have
been proposed show that the active filter can be sized to only a fraction of the
total compensating power, thus resulting in a lirnitation of the overall cost [13].
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2.3 Combined Systems of Active and Passive Filters
Three combined systems of active and passive filters have been used by some
authors and are explained in the following subsections.

2.3.1 S h u n t Passive a n d Series Active Filter
This system is shown in Figure 2.7 [13, 43, 44]. In this case, the passive filter

absorbs the current harmonics generated by the load while the series active filte
helps in isolating the passive filter from the source. Therefore some
disadvantages of passive filters can be overcome. This system has some problems
as pointed out in [13]:
• The APF has to be designed for the whole current drawn from the line.
• Load overcurrent must be carried by the APF.
• A failure in active filter unit affects the supply to the load.

2.3.2 Series C o n n e c t i o n of Active a n d Passive Filter
This system is shown in Figure 2.8 and has been proposed in some papers [42,
45]. In this case the APF, with suitable control, is capable of reducing resonant

Nonlinear
loads

Passive
Filter
Figure 2.7: Combined system of shunt passive and series active filter
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Figure 2.8: Series connection of active and passive filter
phenomena in the passive filter, thereby improving filter performance. The APF
can be either current or voltage controlled.

2.3.3 Series Connection of Resonant Coupling Filter and an
Active P o w e r Filter
This system is shown in Figure 2.9 and has been proposed by Nakajima et al
[46]. By using this circuit, it is possible to connect an active filter to a higher
voltage network. A coupling filter consists of two passive impedances Zi and Z2
that act as a voltage divider. The advantages of this circuit are as follows:
• Reduction of voltage across active filter and therefore less cost,
• Higher efficiency due to reduction of losses by 1/3 to 1/4,
• Restriction of inverter fault current.

Figure 2.9: Series connection of couplingfilterand A P F
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The main problem with this circuit is its higher cost and higher losses due to
using passive elements Z\ and Z2.

2.4 Control Strategies for Active Power Filter
In general, control strategies for APF can be classified as time-domain methods
and frequency-domain methods. Time-domain techniques are based on the

principle of holding the instantaneous voltage or current within some reasonabl
tolerance of a sine wave. Frequency-domain techniques, on the other hands, are

based on the Fourier analysis and periodicity of the distorted voltage or curre
waveform that should be corrected. Both methods have been used for control of
active power filters.

2.4.1 Time-Domain Control Techniques
2.4.1.1 Sine-Triangle Method
Sine-triangle method, also called Ramp Comparison or Linear control, is the

easiest method to implement [47]. It uses three linear PI regulators to produce

voltage references for a three-phase triangle modulator as shown in Figure 2.10
In keeping with the sinusoidal modulation principle, there follows comparison

with the triangular carrier signal in the comparators, which generate the inver

switch control signals (Sa, Sb, and Sc). In this method, the control performance

satisfactory only if the significant harmonics of current references are limite
frequency significantly lower than the triangle carrier frequency.
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Figure 2.10: Linear control regulator

A s a modification of linear control, the regulation scheme based on the space
vector approach has been applied for control of some active power filters [23, 4751]. Figure 2.11 illustrates the control principle involving the use of two PI
regulators of current vector components. In general, this modulation technique is

a useful closed-loop control technique, but its dynamic properties are inferior to
that of other regulation methods [23, 47].
2.4.1.2 Hysteresis M e t h o d
In this method, the reference current wave is compared with the actual current
wave, and as the current exceeds a prescribed hysteresis band, the appropriate
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Figure 2.11: Linear current regulator based on space vector control
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switching forces the current back toward the set point. Simplicity, weak
dependence on load parameters, and lack of tracking errors make the hysteresis
method attractive [23, 47, 48, 52, 53]. However, this class of system, has the
following disadvantages:
• The inverter switching frequency depends largely on the hysteresis band.
• The harmonic spectrum contains strong components at frequencies lower
than the switching frequency.
• This control method has a poor damping performance in the control of
resonant systems.
In some papers, a quantity of proposals have been made to overcome the
hysteresis limitations, for example, variable band amplitude or shape to get
constant frequency [54-56]. In this method the band is modulated with a phase
angle, and the mean band width is varied such that the PWM frequency remains
constant and independent of the system parameter variations. Zero voltage also
can be applied while encountering the zero current error to reduce the switching
frequencies [57].

In three-phase, three-wire APFs, the use of three independent hysteresis
controllers for each phase is not applicable, as the phases are not really
independent. An alternative approach is to control the inverter as a whole,
according to the vector control concept that is explained in many textbooks and
papers [23, 56]. The function of this type of controller is to force the current
-> ->

vector / to follow the reference current vector i*, as closely as possible. The
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inverter power switches are then activated in such a manner as to reduce the
current error vector A /=(/'* - i ) to a minimum. Therefore the current varies
around the reference with a certain ripple that is a function of the hysteresis

2.4.2 Frequency-Domain Control Techniques
Frequency-domain control methods have also been proposed and used by some
authors, and are based on cancellation of specific harmonics [58-63]. In all of
these papers, the Fast Fourier Transform (FFT) is used to determine the
harmonics to be injected. Then, an inverter switching function is computed to
produce the distortion cancelling output. To simplify the analysis, it has been

assumed that the load is a rectifier with high inductance on the DC side. The AC
input current of the load, therefore, becomes a quasi-square wave with quarterwave symmetry. These assumptions are not valid in actual power system
applications.

2.4.2.1 Optimised Injection Method
This method has been proposed by Choe et al [60, 61]. In this method extracted

error e(t) is obtained using a fundamental frequency filter circuit. In this met
the inverter switching frequency must be more than twice the highest
compensated harmonic frequency. Then, the FFT of e(t) is taken and finally, a
compensating switching function is constructed by solving a set of nonlinear
equations to determine the precise switching times and the magnitude of the

correcting signal. The nonlinear equations can be linearised about some operatin
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points [58, 62]. The main disadvantage of this method lies in increased
computational requirements.

In order to have faster response and better results, some modifications have been
proposed such as the centroid based switching strategy [59]. This method is

based on non-equal-sampling technique that satisfies the equal area criteria. The

idea is to ensure that the injected current pulses have the same current-time are
as the corresponding area of harmonic current over the specific sampling period.
This concept has been considered for power line conditioner by Williams et al
[63, 64].

2.5 Summary and Conclusions
The objective of this chapter was to give a comprehensive technology status

review as well as highlight the recent trends in the field of active power filter
For this reason, different topologies and control strategies in APF have been
reviewed. The advantages and disadvantages of different methods applied to
improve power quality with APFs have also been presented. In summary the

following points can be concluded from all the literature that has been reviewed:
• APFs most frequently use an inverter connected between the power system
and a DC bus, which is held up only by a large capacitor or inductor.
• Frequency domain methods have the longer response time. For this reason,
in most of the literature (about 80%), time-domain methods have been
considered.
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• In time-domain methods, for three-phase three-wire systems where there are
two degree of freedoms, vector control using sine-triangle and hysteresis

methods, is well suited. However, it can not be applied to three-phase fourwire systems where three degrees of freedom are available.

CHAPTER 3
SINGLE PHASE APF WITH MINIMUM
COMPONENTS
3.1 Introduction
A significant portion of nonlinear loads used in the domestic and service industry
areas are single phase loads. These nonlinear loads, such as personal computers,
printers, copiers, and fax machines arefindingtheir w a y onto nearly every desk.
In these loads, an A C system is usually connected to a low cost single-phase
rectifier with a capacitor filter on the D C side. The current drawn by this type of
load is discontinuous because the capacitor only draws current for a short time.
Therefore input current is distorted and T H C D is normally over 70 percent [3].
The resulting input power factor is also poor and is 0.7 or less [68],

T w o configurations for single phase A P F s have been implemented and were
explained in Chapter 2, Section 2.2.2. The general structures of these A P F s
include voltage or current source inverters interfacing with energy storage
elements (ie. capacitor or inductor). They use four or five switches for single
phase APFs.
A boost converter power factor corrector [53, 68] also k n o w n as A P F [69, 70], is
the other solution which is implemented by using a switch along with inductor
and diode in the D C side of the diode rectifier. The main disadvantage associated
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with this approach is that it cannot be used for the nonlinear loads already
existing in the system. High switching losses and the need for a DC side inductor
are the other drawbacks for this circuit.

A n e w single-phase boost-type A P F which is implemented using only one
bidirectional switch across the nonlinear load is presented in this chapter [71].
This circuit is more efficient and cost effective than other proposed APFs,
because there is no need for passive elements and the number of switches used is

also less than other topologies. The simulation and experimental results show that
the proposed APF reduces current harmonics significantly, resulting in improved
THCD and nearly unity power factor.

3.2 Basic Operation of the Proposed Single-Phase A P F
In this section, first the most fundamental rules which are necessary for the
circuit synthesis is given, then the proposed APF is detailed. In a circuit which
contains a series inductor, the current cannot undergo discontinuity and it
behaves over small time interval as a current source as shown in Figure 3.1(a). In
the same manner as shown in Figure 3.1(b), a capacitor behaves as a voltage
source and its voltage cannot undergo a discontinuity.

>^-©

di/dteoo

>^+0
dv/dteoo

(a)
(b)
Figure 3.1: (a) Current source (b) Voltage source

V0(~

Typical Single-Phase
Nonlinear Load

Proposed Active
Power Filter

Figure 3.2: Proposed single-phase boost-type A P F

The diagram of the proposed single-phase A P F , connected to the capacitor-

filtered diode rectifier, is shown in Figure 3.2. Inductor Ls represent the source
inductance which is mainly distribution transformer leakage inductance. The
switch blocks bidirectional voltages when opened and conducts current in both
directions when closed. It can be implemented as two power switch devices, like
IGBT or transistor, in series as shown in Figure 3.3(a), or it can be assembled
with a switch connected between the DC nodes of a diode bridge as in Figure 3.3
(b).
T o explain the principles of operation and to derive the control scheme, four
different available modes of operation are illustrated in Figure 3.4.

Mode 1) A s shown in Figure 3.4(a), it occurs w h e n the line current is positive
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Figure 3.3: Two types of bidirectional switch
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Figure 3.4: Four modes of operation

and the switch S is open (off). Current flows through diode Di to the capacitor
and resistor, and back through the diode D4. Therefore the capacitor charges and
the source current decreases.

Mode 2) A s shown in Figure 3.4(b), it occurs w h e n the line current is positive
and the switch S is closed (on). Input current flows through switch S, thus the
source current increases. At the same time, the bulk capacitor discharges and
supplies current to the resistor.

Mode 3) A s shown in Figure 3.4(c), it occurs w h e n the line current is negative
and the switch S is open (off). Current flows through diode D2 to the capacitor
and resistor, and back through the diode D3. Therefore the capacitor charges and
the source current decreases in the negative direction.

Mode 4) A s shown in Figure 3.4(d), it occurs w h e n the line current is negative
and the switch S is closed (on). Input current flows through switch S, thus the
source current increases in the negative direction. At the same time, the bulk
capacitor discharges and supplies current to the resistor.
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off
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Vdc

<0

2
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on

Vs

0
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3
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off

V s + Vdc

-Vdc

>0

4

/s<0
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V,

0
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Table 3.1: Summary of different operation modes

Table 3.1 summarise these operation modes where is is the line current, vs source

voltage, vL voltage across inductor, and vs-vL is the voltage across switch or load.
Therefore, it is possible to shape the source current in phase with source voltage
and with low distortion components by selecting proper operation mode.

3.2.1 Source Ripple Current Analysis
Regarding Figure 3.2 during the period when the switch is turned on, the
equivalent circuit is shown in Figure 3.5(a). The source current, is, as shown in
Figure 3.6, is in continuous mode, rises at a rate determined by the input source
voltage and the source inductance Ls. The current is through the inductor during
the switching period (to< t< ti) is given by:

L*

V,s

V,

»ro
(a)

v.dc

ro
(b)

Figure 3.5: Equivalent circuit when (a) switch is on, (b) switch is off
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vs=j2VsSin(a>t) = Ls-^ (3.1)

where V s is the R M S value of the source voltage. Solving this equation for is and
substituting the initial conditions, is{t) = is(t0) yields,

(3-2)

fiv.t i

>s(h) = W

+ ~^[
^

cos((0t

o) - cosC^i)]

where to is the time at which the switch is turned on with reference to the source
voltage, and the switch remains closed until ti. During the period when the switch
is off, the current through the inductor decreases at a rate determined by the
source voltage, DC voltage and the inductor Ls. The equivalent circuit under this
condition is shown in Figure 3.5(b). The source current during the period when
the switch is off, ti< t< t2 is given by:

j2Vssm(G>t) = Ls^ + Vdc (3.3)

Solving this equation for is and substituting the initial condition when t=ti by
using (3.2) yields:
/

,(/)=i,^i)+^-^[cos(GJfi)-cos^>]""rL(/-/i)

is(0 = is{t0) + -^[cos(ax0)-<jos(o}t)]--^(t-tl)
s

s

When the source voltage is at its peak value, the source current increases at its
maximum rate and reaches its maximum value at the moment of switch opening.
Also under this condition, the time required for the current to decrease to the set
value is maximum. Substituting coto=90° and coti=(90°+coton) in Equation (3.2),
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(3.5)

a>Ls

In practice the switching frequency of the A P F (fs) is in the order of 5-50 kHz.

Therefore the switch on or off periods (to„ and toff) is small in comparison to t
source voltage time period. For small values of ton, sin(caton) is approximately

switch

load

load

dc

l

r\ *
Ai

STVH
Figure 3.6: Circuit voltage and current waveforms
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equal to coton. Consequently Equation (3.5) becomes:
•Jiv
i M = it{t0) + — L t m i

(3.6)

At time ti the source current reaches its maximum value and the switch is turned

off by its appropriate control signal. Substituting coto=90° and cot2=(900+ a)ton
©toff) in Equation (3.4) results in:
& .

V

- •

dc

W = W + ^ * * * « , +<**>--£-**

(3-7)

and for small values of coton and cotoffthe above equation becomes:
is(t2) = is(t0) + -p-rton +toff)-^toff (3.8)
s s

From (3.6), source current ripple has a triangular waveform with a maximum
peak-to-peak value of:

*W)

= ,

A>-W^-H-'™ (3-9)
s

where t^_ is nearly equal to sampling time at Goto=90° which is:
/ «-!-=» _,
on — f\c
-"s(max)

>s

\s(max)

^v- (3.10)
11 r
""VsOmax)

v

'

If a hysteresis controller is used, the source current ripples magnitude, Ai, ca
assumed constant. Therefore, the RMS value of the ripple is :
V2V
AlRMS=

2V3=

2V3 = 4^L s f 3 ( m a x )

{3A)
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Figure 3.7: Source current ripple for the special case of synchronised P W M
This includes all harmonics. O n the other hand, if a hysteresis controller with

constant switching frequency is used, the ripple current will look like Figure 3.

From (3.5) and (3.7), it can be seen that the current ripple carrier is a sinewave
where its frequency is equal to the power frequency (eg 50 Hz in Australia) and
its maximum is the peak-to-peak value of ripple current as given by Equation
(3.10). Therefore, the RMS value of the total current harmonics due to ripple
current, as shown in Figure 3.7, is:
1 V2V
*** V 2 4 V 3 L f "~4V3Lf

(3.12)

Equation (3.12) gives the R M S value of the ripple current which relates to
harmonics equal to switching frequency and higher. From Equations (3.11) and
(3.12) it can be seen that upstream inductance, Ls, and switching frequency have

a significant role on the performance of the APF, while the other parameters, lik

load capacitor C, have no greater effect on the quality of the source current. Th
effect of upstream inductance and downstream load capacitance on the THCD is
investigated by simulations and the results are given in Section 3.5.
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3.3 Control Methodology
In this section a simple control strategy which has been used for the proposed
APF is described. The objective of the controller is primarily to obtain a
sinusoidal source current and thus to minimise its harmonic content. It is
moreover desirable to control the reactive power consumption by keeping the
source current in phase with source voltage. The current controller also regulates
the power balance between the AC input from the source and the DC output to
the diode rectifier load. This is accomplished by regulating the DC voltage. In
general, for the type of the controller as shown in Figure 3.8, a minimum error
between the reference value and the output is required. The APF system in this
block diagram is fast compared to the voltage control loop.

The aim of the current control loop is to force the source current, is, to follow the
reference current is, which is in phase with supply voltage, as closely as possible
within a prescribed hysteresis band. In this method, the set current value is
compared with the actual current value at each sampling interval dt. If the actual
current crosses the lower band, the switch is turned on and if the current exceeds
the upper limit, the switch is turned off. Therefore the current varies around the

reference current with a certain ripple as a function of the hysteresis band, syste
parameters such as Ls, and sampling frequency.
VdC.
+

OV**

dC

Voltage controlle

Current controlle

. •

APF

t

Switching command

Figure 3.8: Block diagram of the control system

V dC
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V

1

s •*

1A.I

V

dc

Figure 3.9: The voltage controller details

The DC voltage, Vac, depends on the reference current and can vary due to the
load current changes. Therefore it is possible to have a constant DC voltage by
using an outer voltage control loop which controls the average of the DC voltage
by means of adjusting the amplitude of the reference current. The voltage
controller in detail is shown in Figure 3.9

In order to have power factor equal to one, and with this assumption that source
voltage is balanced and sinusoidal, the reference current is:
'/=Hv, (3-13)
where p. is calculated once each sampling interval and is a discrete function of
time. The voltage, vs, is taken from the supply side of the transformer. The

integral control is usually adopted to regulate the average DC voltage, Vdc, to th
set value, Vdc*. Its transfer function can be represented as:

H(s) = ^- (3.14)
s
where K^ is the integration constant. An approximate linear model of the APF and
the nonlinear load is necessary to find the parameter of the voltage controller.
Figure 3.10 represents a simplified system where the APF and diode rectifier are
shown as a box. It is assumed that diode rectifier and switch are ideal.
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°U ^

Figure 3.10: Simple representation of the system
In the steady state, power transferred to the D C side of the system shown in
Figure 3.10 is,
Pdc= V dcidc=V d c (i 0 + i R ) = V

d c

( C ^+ ^)

(3.15)

where V d c is the D C voltage. Assuming the main voltage is sinusoidal, the real
power supplied from the supply can be represented as:
(3.16)

Pac = Vs X »,1 = V,I„(1 + COS(2(D/))

where V s and Isi are the R M S values of voltage and current fundamentals of the

mains. It is desired that RMS current setpoint, I,* be equal to Isi. Therefore th
average AC power is Vs Is* and it should be equal to DC output power given in

(3.15). The simplified model of the voltage controller is presented in Figure 3.1
The transfer function of the system, G(s), is given by:
RV„

G(s)=^H

Vdc

(3.17)

VNtftt + 1)

CVdc**

The closed loop transfer function of this system is:
RV

Kl

T(S) = -'dc
V

dc

s

s V_.(RCs + l)
KT

i+~i

RV

s Vdc(RCs + l)

K.RV S
KIRV,+Vdc(RCsi4+s;

V *

y

s±

„

s

l:

'•w „<m

Nw

Figure 3.11: Simplified model of the controller
KiVs

vdcc

T(S) =
2

K

1

IVs

(3.18)

x
sl+—-s
RC + V dc C

This is a single-loop second-order system, where closed-loop transfer function
can be rewritten as:
2

T(s)(3.19)

©;
2

5 + 2£(D n 5 + CO I

where ©n is the natural frequency and C, is the damping ratio of the voltage
control system. In order to have an overshooting of less than 10% the damping
ratio should be at least 0.5 (£ > 0.5) [72], and the natural frequency should be
less than 1/5 of the system frequency (©„< 207r) [73, 74]. By using Equations

(3.18) and (3.19), the natural frequency, con, and damping ratio, £, for this syst
are:
____.

co„ = f

vdCc

(3.20)

c= 2RCco„
Therefore the integrator constant, Ki is:

<CWdc
Ki =

(3.21)

3.4 Design Example
In order to verify the performance of the proposed APF, a 500W laboratory
prototype was used in a single phase power system with 240 V supply. This is a
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part of the APF designed for the three-phase four-wire system, therefore the
detailed hardware design is given in chapter 6. The major parameters of the
prototype system as shown in Figure 3.2 in per unit values are as follow:
Sbase=500VA
Vbase=240V
fbase=50Hz
Abase
^•base

^base/ »base
* base* lbase

—'.Uo A
U J

i<

Lbase= Zbase/27rfbase = 366 U l H

The leakage inductance of a distribution transformer, which has been modelled
with an inductance, is typically 5-10% pu. Choosing 7.5% pu leads to:
Ls= Lbase* 0.075=27.5 mH

Due to availability, a 30 mH inductor has been chosen. A 220 Q resistor has been
selected as a D C load and a 1100 yF capacitor is selected to limit the D C load
voltage ripple to less than 5%. The D C voltage controller is designed with a
damping ratio of 0.5. Therefore by using (3.20) and (3.21) the natural frequency,
con, and the integrator constant, K „ have been found 4.13 Rad/sec. and 0.027
respectively.

To achieve real time operation, a Digital Signal Processor (DSP) board based on
the Texas Instrument T M S 3 2 0 C 3 2 has been used as a controller. The board
information is given in Appendix D. 1. The source current, source voltage and D C
voltage are three analog signals fed to the D S P controller. In order to have signals
in the range of the Analog to Digital Converter (/JX) input and to have isolation
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from the power circuit, two isolation amplifiers (AD202JY) and scaling circuits

have been used for voltage signals and one Hall effect current transducer for t

source current. These analog inputs are sampled by three 16 bit ADC at sampling
frequency. By using these analog inputs and by implementing the algorithm
written in C code given in Appendix Cl, the DSP generates a digital signal as
output to drive the IGBTs. The sampling period for this system is 16 us which
includes the time needed for ADC conversion and calculations in each interval.
Therefore the maximum switching frequency for the experimental set-up is
limited to 30 kHz.

3.5 Simulation Results
Computer simulation for the proposed single-phase APF was conducted using the
power electronic simulation program (SPECS) which is based on SUPES [75]. In
this simulation it is assumed that all power elements are ideal and the source

voltage is sinusoidal. In the first part of this section, simulations are given
proposed APF to investigate the effects of upstream inductance, the APF
switching frequency, and the DC voltage reference on the performance of the
APF. In the second part, simulation results are given for the design example
which is given in the Section 3.4.

3.5.1 APF Parameter Sensitivity
By referring to Equation (3.11), the source THCD can be predicted as:
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•Estimated
Simulation

0.02

0.04

0.06

0.08

o.i

Upstream inductance in pu
Figure 3.12: T H C D found by estimation and simulation for different values
of L s (fs= 25 kHz and V _ > 340 V )
V2V
Ai
4V3L s f, v)
20.4V
i2!1
JLi
THCD(%) = ^
xl00 =
r ---xl00 = I f
T
I..
I..

(3.22)

where Isi is the R M S value of the fundamental source current. It can be predicted
that the switching frequency of the A P F and upstream inductance have a
significant effect on the source T H C D . In this part, these effects have been
verified by simulation and compared with estimated values. In Figure 3.12 the
estimated source current T H D by using equation (3.22) and calculated T H C D
from simulation for thefirstfivehundreds harmonics (up to 25 k H z ) and for
different values of upstream inductance, Ls, are shown. The switching frequency
and D C reference voltage were set to 25 k H z and 340 V respectively and the

• Estimated
-Simulation

10

20

30

40

Maximum switching frequency (kHz)
Figure 3.13: T H C D found by estimation and simulation for different
switching frequency (L9= 0.075 pu and VdC*=340 V )
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source current is 2.08 A. There are some differences in low values of line
inductance which is due to this fact that estimated THCDs include all harmonics

while calculated THCDs are just for the first fifty harmonics, but in general th
graph shows a good agreement between estimated and simulated values.
In Figure 3.13 the estimated THCD by using Equation (3.22) for different
switching frequencies are compared to simulation results. This graph shows a
good agreement between estimated and simulated values, but there are consistant

differences. In the worst case when Ls=0.02 pu in Figure 3.12, or when fs= 5 kHz
in Figure 3.13, the THCD is less than 15% which is still a good improvement
compared to when the APF has not been used (THCD = 80% in Subsection
3.5.2).
The effect of DC reference voltage on the source current can be explained by
Equation (3.8). If Vdc set to less than maximum value of the source voltage (eg
less than 340 V), in some part of the cycle, where vs > Vdc*, source current
increases even though the switch is off. This can be seen clearly in current
waveforms obtained from simulations which are shown in the following
subsection. If DC reference voltage is set equal to or higher than maximum AC

voltage, the switching can be done in all part of current waveform which results
in lower THCD. However, higher DC voltage is not desirable. Therefore in this
work, a DC reference voltage has been chosen as close as possible to the DC
voltage level when the APF is not connected.
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20-r

-*— Vdc=310
-B-Vdc=320
-A-Vdc=330
-•-Vclc=340

10

20

30

40

50

Maximum switching frequency (kHz)
Figure 3.14: T H D of the source current for the firstfiftyharmonics when using
the A P F with different switching frequencies and different D C reference voltages

Figure 3.14 shows the source current THD of the proposed APF circuit as
predicted by simulation and for the firstfiftyharmonics. The simulations have
been done for different switching frequencies of 2.5, 5, 12.5, 25, and 50 k H z and
different D C reference voltages of 310, 320, 330, 340 V while the upstream
inductance is 0.075 pu. This indicates that results improve with higher switching
frequencies and higher D C reference voltage. However for the switching
frequencies higher than 12.5 k H z and a D C voltage reference higher than 330 V
the performance improvement of the circuit ( T H C D ) is not very significant. For
this reason further study of this circuit has been done with the switching
frequency of 12.5 k H z and D C reference voltage of 330 V.

3.5.2 Simulation Results for Design Example
In this part simulations have been done for a design example given in Appendix
B. Figure 3.15 shows the load current w h e n the A P F is not used. This type of
load causes nonsinusoidal current to be drawn from the mains w h e n the A C
voltage is higher than the capacitor voltage. The capacitor is then charged to the
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peak of the source voltage minus some voltage drop across semicond

internal and external source impedances. Therefore, the input volta

rectifier is a flat-topped sinewave as shown in Figure 3.16 and it
limited to the DC voltage, which is 322 V here.

Figure 3.17 shows the harmonic content of the source current when the APF is

not connected. The high harmonic components of this waveform can b

observed from this figure. Calculation of THCD for harmonic orders

50th shows a high value of 79%. Figure 3.18 shows the harmonic spect
AC load voltage for which the calculated THVD is 16%.

8
6+
4
g 0

O ".
-6
-8 -•

0.04

0.03

0.02

0.01

0

Time(Sec.)
Figure 3.15: Source current before using the APF
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Figure 3.16: AC load and D C voltage before using the APF
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2500

Figure 3.17: Harmonic Spectrum of the source current (Figure 3.15)
400

1000
1500
Frequency (Hz)

2500

Figure 3.18: Harmonic spectrum of the load voltage (Figure 3.16)Figure 3.19 shows
the source current waveform after using the proposed APF with switching taking
place at 12.5 kHz and the DC voltage reference set to 330 volts. Figure 3.20
illustrates the harmonic spectrum of the line current showing high quality and
near sinusoidal waveform, with negligible harmonic content. The calculated
THCD for this waveform using the first fifty harmonics is 3.8% which is lower
than 6.2% estimated by Equation (3.22), the la estimation includes all low and
high frequency harmonics.
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Figure 3.19: Source current after using the A P F (fs= 12.5kHz & V dc =330 V )
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Figure 3.20: Harmonic Spectrum of the source current after using the proposed A P F
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Figure 3.21: A C side load voltage after using the APF (fs=12.5 kHz & V dc =330 V )
The input voltage of the rectifier is in the form of a PWM waveform, as shown
Figure 3.21, and contains the same fundamental content of the supply voltage,
plus high frequency harmonics, as shown in Figure 3.22. Figure 3.22(a) shows
the harmonic spectrum for harmonics of order of 50 and lower, where the
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Figure 3.22: Harmonic spectrum of the load voltage with different frequency scales
T H V D is 4.9%. The high order harmonics shown in Figure 3.22(b) should have
no effect on other loads connected in parallel with the supply transformer on the
point of common coupling (distribution transformer primary side) because the
leakage inductance of the transformer acts like a filter for these voltage
harmonics and voltage at the PCC contains little voltage harmonics.

3.5.3 Dynamic Performance
T o study the transient behaviour of the proposed A P F , an extra resistor with the
same value (220Q) has been added in parallel with the existing resistor after a
few cycles. The controller responds very quickly and the DC voltage and the

source current settle to their steady state values within a few cycles as shown in
Figures 3.23 and 3.24. The DC voltage overshoot produced by this transient in
the DC voltage is around 9% which shows close agreement with the 10%
overshoot predicted in Section 3.3. This overshoot can be controlled to a lower
value by increasing the damping ratio, £, as discussed before, but at the expense
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Figure 3.23: D C voltage under load variation
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Figure 3.24: Source current under load variation

of decreasing the natural frequency, con, and therefore increasing the settling
tune.

3.6 Experimental Results
The proposed single phase APF (see Appendix A) with the parameters explained
in Section 3.4 has been built and tested. The APF was rated at 500W with a 240
V, 50 Hz input supply. All tests have been done with the maximum switching
frequency of 12.5 kHz and DC voltage reference of 330 V. Higher switching
frequency up to 30 kHz could be achieved for this single-phase APF, but higher
switching frequency results in higher switching losses while it improves the
THCD very little as shown by simulations in the previous section.
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Figure 3.25 shows the experimental waveforms of the source current when the
APF has not been connected. Harmonic spectrum of the source current is shown
in Figure 3.26, where the THCD is 82%. This is very close to the 79% THCD
found by simulation.
The maximum switching frequency of the APF was set to 12.5 kHz and the DC

reference voltage to 330 V. Figure 3.27 shows source current and the frequenc
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Figure 3.25: Test result: Source current when the A P F is not connected (2
A/div & 5 ms/div)
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Figure 3.26: Frequency spectrum of the source current without using the APF
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spectrum of this waveform is shown in Figure 3.28. The THCD is limited to
4.5% which is higher than 3.8% and 4.2% predicted by simulation and
estimation. The differences may be due to assumptions that have been made for

the simulation and more importantly, to the delay in different parts of the rea
circuit such as the DSP controller and measurement circuits.

The D C and A C load voltages and the voltage at the P C C (voltage before
transformer leakage inductance) after using the APF are shown in Figures 3.29
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Figure 3.27: Source voltage and current when the A P F is used (1 A/div & 5 ms/div)
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Figure 3.28: Frequency spectrum of the source current after using the A P F
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and 3.30 respectively. These waveforms reveal that most of high frequency load
voltage harmonics created by the A P F are absorbed by the inductance. The
T H V D of the A C load voltage shown in Figure 3.29 for thefirst50 harmonics
gives the value of 5 . 8 % which is higher than the 4.9% found by simulation.

Finally the dynamic performance of the A P F has been tested experimentally by
sudden increase in the load current. The D C voltage and the source current under
PM3384, FLUKE & PHILIPS

Figure 3.29: D C and A C load voltages (100 V/div & 5 ms/div)
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Figure 3.30: Voltage in the P C C (before transformer leakage inductance)
after using the APF(100 V/div & 5 ms/div)
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PM3384, FLUKE & PHILIPS

Figure 3.31: D C voltage and source current under load variation (2 A/div,
100 V/div, 50 ms/div)
load variation are presented in Figure 3.31. This figure shows the DC voltage is
stable with 7 % overvoltage which is in close agreement with 9 % predicted by
simulation.

3.7 Summary and Conclusions
In this chapter a new version of the single-phase boost-type active power filter,
which employs only one bidirectional switch, is proposed. A suitable control
strategy based on hysteresis control is used to control the switch in order to
minimise the input T H C D and to keep the D C voltage close to the reference
voltage. The simple structure of the power and control circuits, good performance
in cancelling current harmonics, and niinimum hardware requirements are the
main advantages of the proposed A P F .
The simulation and experimental results from a 240 V, 500 W prototype showing
the steady-state and dynamic performance are presented. These results
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demonstrate that current harmonic filtering using this APF circuit is satisfactor
and the THCD is reduced from around 80% to less than 5% which is
recommended by IEEE standard 519. The performance of the proposed control

algorithm is found very effective in the presence of transients. This topology is
seen to be very viable and cost effective compared to other topologies whenever
there is sufficient upstream inductance (eg from a supply transformer) and
downstream diode rectifiers with capacitance, which are the most common type
of single phase nonlinear load.

CHAPTER 4
THREE-PHASE APF WITH MINIMUM
COMPONENTS FOR FOUR-WIRE
SYSTEMS
4.1 Introduction
A typical low voltage electric distribution network consists of a three-phase fourwire system and is widely employed in commercial buildings and manufacturing
plants. In such systems, under normal conditions with the loads reasonably
balanced, the neutral current is expected to be small compared to the normal
phase current magnitude. However, with the significant use of power electronics
in equipment, such as PC's, TV's, high efficiency lighting and air conditioning,
such ideal operating conditions no longer exist [34, 76]. These loads draw
significant quantities of harmonic currents in three-phase lines of which a
significant portion is the third harmonic, resulting an excessive neutral current in
three-phase four-wire systems [76].
T w o approaches to the implementation of A P F s in three-phase four-wire systems
have been proposed in the past and explained in Chapter 2. Thefirstuses three
single-phase A P F [36], and the second uses one three-phase, four wire inverter
[37-40]. All of these proposed A P F s require substantial energy storage
components and in the first case it requires high number of switches.
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In three-phase three-wire systems, two dimensional vector control is utilised [23].
This control method cannot be used in three-phase, four wire APF, due to the
presence of neutral current (zero sequence component). A three-dimensional

vector switch controller has been proposed by Flof&nan et al [38] but this method
cannot be used for the proposed APF which has no storage elements. This

chapter presents a detail analysis of the three-dimensional vector control, which
can be used to control a newly proposed APF [77].

4.2 Principle of the Voltage and

Current Vector

Analysis

In the three-phase four-wire system, as in Figure 4.1, the instantaneous a, p, an
0 transformation has been defined by Akagi et al [24].

a

1"
2

1
"2

11

n0

T

" 2
1

i
V2

I

V2

an
bn

V3

^

V2 J

(4.1)

V

cn

For convenience ou30 transformation matrix, T, is as follows:

1

=1
n

u

1
/2

1
2

V3
2
1

42

1"
2

S2

(4.2)

1

47.

If a three-phase four-wire source supplies unbalanced nonlinear loads, the
relation between voltage phasors (V,n, Vb„, Vc„) and symmetrical components
for those phasors are given by:
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r Vo"

Vm

1

Vte

1 a2

a

1 a

2

vOT

1

J

where a = e

2n
'3

a_

v+
v_

(4.3)

and 0, + and - represent zero, positive and negative sequence

respectively. The inverse transformation is:

"l 1 f

V0

v+ =
v__

1 1 a a2
3

Van

v ta

(4.4)

1 <? a_

Using (4.1) and (4.3), the transformation of instantaneous voltages to apO
coordinates is [78]:
va = 43V+ sin(a)t + </>+ ) + V 3 V sin(«r + ^)
vp = - 45V+ cos(fl)f + ^+ ) + V3V_ cos(«/ + #_)

(4.5)

v0 = - V6V 0 sin(©/ + ^ 0 )
Similarly for load current, the instantaneous a, (3, and 0 transformation can be
obtained:
ia = 4h+ sin(o)t + 5+) + &\_ sin(o)r + 8_)
ifi = -43I+ cos(o)t + S+) + VJl_ cos(cot + S_)

(4.6)

i0 = -46l0 sin(cot + S0)
In balanced three-phase systems, by using (4.4), it can be seen that the voltage
has just a positive sequence component and the trajectory in the a P plane is a
circle. Therefore, if the source current in apO coordinates (4.6) is forced to
follow a set current which is in phase with source voltage defined in (4.5), the
negative and zero sequence components will be removed from the source current.
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Figure 4.1: Proposed Three-Phase Four-Wire A P F Schematic

4.3 Proposed A P F Topology and its Different States of
Operations
Figure 4.1 shows the basic circuit of a newly developed three-phase four-wire
APF [77]. The four switches are all bidirectional, and can be implemented as

explained in Chapter 2, Figures 3.3. The nonlinear load includes single and three

phase diode rectifiers with capacitor filter on the DC side, as shown in Figure 4
. For a time of dt, the source voltages V^, Vbn, and Vcn are:
1-

—1

V

an

V

d

bn

V

LJ

K
h +

-***

Jc]

where L s is the upstream inductance which is mainly leakage inductance of the
distribution transformer. By premultiplying both sides of (4.7) by the apO
transformation matrix, T, the voltage vector can be found as follows:
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[TxV] = L s -[Txl] + [TxV]

(4.8)

-»
v

(4.9)

d i ~>
=L—-+v'

where:
:

(4.10)

=TV, T=TI, and V = T V
-

-»

v =

—

V

-

,

V

V bn

V

a
V

*

v

_ o_

,v=

—

~~

-i

V an

an

*„ , and I =

,v=

V

V a„_
_

ci _

The voltage vector across the A P F is equal to:

'v^V^VJ/2-

v=.

(4.11)

f^+V^JA/2

a
b
c
n

•l(dc

DC Load

"b(dc

DC Load

Nonlinear
Load
•c(dc

DC Load

"3p«jc:

DC Load

Figure 4.2: Nonlinear load Example

'dc (feedback)

where v'an, v'bn, and Vfcn are the instantaneous phase voltages across the A P F

and have PWM waveforms. By considering the equivalent single-phase circui
the system shown in Figure 4.1 and by referring to the single-phase APF
explained in Chapter 3, it can be seen that these voltages can have only
values:
• zero when the phase is switched to the neutral,
• Vdc when the phase current is positive and the corresponding switch is

• -Vdc when the phase current is negative and the corresponding switch is
Therefore, V an^AV^dc), v'bn==BVb(dc), and v'cn=CVc(dc), where A, B, and C

indicate the polarity of the load voltage (voltage across the APF) and ca

or -1. For the analysis presented here, equation (4.11) can be simplified
assuming that the DC voltages (V^dc), Vb(dc> and V^dc)) are equal. All

components are also assumed to be ideal. Therefore (4.11) can be re-writt

A- B +C
(4-12)

f(B-C)

v' = V.dc

A + B + C
42 .
where V = l-V
v

dc

= l-V

= l-V

• For convenience let us introduce the

-vUVdc) -vUNdc) -y3Vo(dc)
->

switching vector S as follows:
A- B+C
->

S =

2

4*
(B-C)
2

AH B + C

42

(4.13)

State

Sa

sb

Sc

sn

0
1
2
3
4
5
6
7
8
9
10

0
0
0
0
0

0
0
1
1
1
0
0
0
1
1
1

0
1
0
1
1
0
1
1
0
0
1

0
1
1
0
1
1
0
1
0
1
Oorl

Comment
N o switching
'c' phase to neutral switching
'b' phase to neutral switching
'b' & 'c' phases switching
'b' & 'c' phases to neutral switching
'a' phase to neutral switching
'a' & 'c' phases switching
'a' & 'c' phases to neutral switching
'a' & 'b' phases switching
'a' & 'b' phases to neutral switching
Three phase to neutral switching

Table 4.1: Possible switching states

Furthermore it is assumed that the a, 0, and 0 components are in the X , Y , and Z

axis directions respectively. Table 4.1 gives the possible switching states for t
four switches shown in Figure 4.1. Four other switching states, where one switch
is on and three other switches are off, are equivalent to state 0 (no switching)
have not been shown in this table. The following subsections derive the switching
vectors for the different states.

4.4 Analysis of Different Switching States of the A P F

4.4.1 Single Phase to Neutral Switching (States 1,2, and 5)
In State 1, the 'c' phase is connected to neutral, so C=0. Therefore from (4.13)
-»

S is:
t

~^A

B. ^V3

T>A+B

S=i(A-I)+JTB+k--r

(4.14)
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where i , j , and k are unit vectors in the X, Y, and Z directions resp

The four possible cases depending on the polarity of load voltages in t
'b' phases for this State are:

• A= B= 1, which means voltage in 'a' and 'b' phases have positive pola
-> -> 1 -> ^3 ~* iTherefore the switching vector is:

S = i — + j — + k v2
2 J 2

&

• A= B= -1, which means voltage in 'a' and 'b' phases have negative pol
-> ->1 ~+43 ~+ rTherefore the switching vector is:

S =- i—
2

j

kV2
2

• A= -B= 1, which means the voltage in 'a' phase has positive and in 'b'
-> ->3 -+43
phase has negative polarity. Therefore the switching vector is: S = i —
_ar

j —
—*

• A= -B= -1, which means the voltage in a phase has negative and in 'b'
-+ ~+3 ~+43
phase has positive polarity. Therefore the switching vector is: S = - i - + j —
In the same way for State 2, B=0 and these vectors are:

• A= C= 1, then

-> ->1 ~+43 ~+ rS = I —- j — - + k V2
2
2
->

">1 ^ V 3

~+ r-

• A= C= -1, then S = - I -+ j —- k 4l
_-

• A = -C= 1, then

• A=-C=-l,then

—-

-+ ~+3 ~+43
S = i - + j •->
->3 ^ V 3
S = - i -- j -j-
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For State 5, A=0 and available vectors are:

• B= C= 1, then

S = - i + k 4l
->

• B=C=-1, then

->

-» ,-

S = i- k V2

s= j S

• B= -C= 1, then

S =- j S

• B=-C=-l,then

Therefore, there are 12 vectors corresponding to the single phase switching
states. These vectors are all of length 43 and form two hexagons in the X-Y
plane as shown in Figure 4.3. The numbers in brackets show the value of vectors
in the Z direction. Figure 4.3(a) shows the switching vectors when the load
voltages in two other phases have the same polarity. The second group, shown in
Figure 4.3(b), demonstrates the switching vectors in a single phase switching
when the load voltages in two other phases have opposite polarity.
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t

Y
(0) 43
\

\

(0) - " "

(0)

43
2

1 -1.5

,

X

1.5

^ \

4t^
(0) ^ _

2

(0)
S

-43 [(0)
(b)
Figure 4.3: Single phase 3 D switching vectors diagram with Z values given
in brackets: (a) two other phase voltages have the same polarity
(b) two other phase voltages have opposite polarity
From these two groups, at any time only three vectors, being closest to the
voltage vector, are available. This can be explained by using Figure 4.4 where

Region 2 _ X
1-1-1 '" *

Region 5
-111

Region 1
ABC
1-11

Figure 4.4: Different regions of the voltage vector

one cycle (360°) is divided into six regions based on polarity of three phase
voltages, ABC. As an example, assume that the voltage vector is in the

where A, B, and C are 1, 1, and -1 respectively, as shown in Figure 4.4
available vectors for this example are:

• From State 1, where A= B= 1, S = i - + j — + k 4l
2
-+ ~+3 ~+43
• From State 2, where A = -C= 1,

2
S = i -+ i —
2 J 2

-+ ~+ r-

• From State 5, where B = -C= 1,

S = j V3

By checking Figures 4.3 and 4.4 it can be seen that these three vectors

closest to the voltage vector. One switching vector (here, State 1), be
first group (Figure 4.3(a)) and two other vectors belong to the second

(Figure 4.3(b)). It is easy to check that similar conditions exist wher
vector moves to other regions.

4.4.2 Phase to Phase Switching (States 3,6, and 8)

In State 3, 'b' and 'c' phases are connected to each other and this mea
voltages at these two points are the same (B= C). Based on polarity of

'a' phase (A= ±1), voltage in two other phases will force to have oppos
polarity (B= C= + 1). Therefore from (4.13), two possible vectors are:

-+ -+ -+4i
• A=1=>B=C=-1

S = i 2- k—2

-+ -+ -+4i
• A = -1=> B = C = 1

S = - i 2+ k

—
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In the same way, two vectors for State 6 are:
-> -»-».- -+42

• B=1=>A=C=-1

S =- i + j S- k —
2

~+ ~+ ~+ r- -+42
• B=-1=>A=C=1

S = i- j 43+ k —
2

Finally two vectors for State 8 are:
-+ ~+ ~+ r- ~+42
• C=1=>A=B=-1

S = - i- j 43- k —
2

-+ ~+ ~+ r- ~+42
• C=-1=>A=B=1

S=i+jV3 + k —
2
•5 /o"

There are six possible switching vectors of length corresponding to thes
three switching States, forming a hexagon in the X-Y plane as shown in Figure

4.5. At each moment, three switching vectors are available from this gro
considering the example given in the previous subsection, where voltage
in region 3 as shown in Figure 4.4, three available vectors are:

-+ -+ -+42
• From State 3, where A = 1,

S= I2- k —

"* -? -? rz "7*^2
• From State 6, where B = 1,

S = - 1 + j 43 - k —

-+ ~+ ~+

r

"^V2

• From State 8, where C = -1,

S = 1 + j V3 + k —

By inspecting Figures 4.4 and 4.5, it can be seen that these three vecto

closest to the voltage vector from this group. This condition exist if v
vector moves to other regions.
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*Y

Figure 4.5: Switching vectors for phase to phase switching (Z values given in brackets)

By examination of equation (4.13) for State 0, it can be shown that this state will
reduce to one of the vectors shown in Figure 4.5. Therefore, State 0 is not
considered in any further analysis.

4.4.3 Double Phase to Neutral Switching (States 4,7, and 9)

In State 4, 'b' and 'c' phases are connected to neutral, therefore B= C= 0 and
available vectors are:
-+ -+ -+42
S = i +k —
2
-> -+ ~+42
S =- i- k —
2

• A=l

• A=-l
Similarly, for State 7, A = C = 0 and two available vectors are:
-+
• B=l

-+\ -+43 -+42

S =— i —h j — + k

2
• B=-l

J

2

—

2

-+ -+\ -+43 -+4i
S =+ i— J
k —
J
2
2
2

Chapter 4: Three-Phase APF with Minimum

Components

71

Finally in State 9, two available vectors are:
-* T>1 ~+43 ~>42
S =- I — j— + k —
2 J 2
2
-+ -+i ~+43 ~+42
C=-l
S =+ 1-+ i
k —
J
2
2
2
Therefore, there are six switching vectors corresponding to a double phase to
• C=l

neutral switching. These vectors have the same magnitude of f£ and form a

hexagon in the X-Y plane as shown in Figure 4.6. At any time, three vector

this group are available. For example given in the Subsection 4.4.1, these
vectors are:
-> -+ ~+42
S = i+k —
2
-+ -+\ -+43 -+42
S =- i-+ j — + k —
2 J 2
2
-+ -M -+43 ~+42
S =+ i-+ i
k —
J
2
2
2

From State 4, where A = 1,
• From State 7, where B = 1,
• From State 9, where C = -1,
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Figure 4.6: Switching vectors for double phase to neutral switching (Z values given in
brackets)
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These three vectors, as shown in Figures 4.4 and 4.6, are the closest to the
voltage vector from this group.

4.4.4 Three Phase Switching (State 10)
In this state three phases are connected to each other (or to the neutral).
Therefore, A= B= C= 0 and S is equal to zero and is located at the origin.

4.4.5 Controllability of the Source Current
Control of the three-phase source currents can be achieved when the current

vector follows the supply voltage vector, which in balanced system is a circl

aP plane. In order to have a full control, the current vector should be able t
move in any direction which may be done by selecting a combination of the
available switching vectors. From equations (4.9) and (4.12) current vector
changes, d i , is:
-+ ~+ ~+ dt
di = ( v - S V d c ) —

(4.15)

where Vdc, dt and Ls are average dc voltage, sampling time and supply inductanc

respectively. Figure 4.7 shows an example often possible current change vecto

d i , where voltage vector is in the Region 3. These vectors are calculated fr
(4.15), where Vdc is assumed 340 V, and by applying ten possible switching

vectors which have been found in previous subsections. The direction of the d
in the Z axis are given in the brackets.

Chapter 4: Three-Phase APF

with Minimum Components

73

AY

State 3

State 8 (-)

State 6 (+)

Figure 4.7: Possible current vector changes (d i ) for 10 available switching
vectors (Z direction shown in brackets)
->

It is clear from this figure that d i can be constructed in all directions by
selecting a proper combination of switching vectors. Therefore, full control of the
source current vector is achievable. However, if the D C voltage in a nonlinear
->

load is less than the m a x i m u m phase voltage in some part of the cycle, d i
cannot be constructed in all directions. Thus, th3 condition for full controllability
of the source current vector is that the D C voltage of the single-phase diode
rectifiers, shown in Figure 4.2, should be at leat equal to the m a x i m u m of the
phase voltage (eg 340 V in Australia), and D C voltage of the three phase diode
rectifier should be equal to the m a x i m u m of the line-to-line voltage (eg 586 V in
Australia).

4.5 Control Methodology

The function of the controller is to force the current vector to follow, as clos

as possible, the reference current vector. The proposed control algorithm is bas
on a switching vector selection procedure which is presented in the following
subsections.

4.5.1 Current and Voltage Vector Calculation
After sampling three source currents and by using the apO transformation, the
-+ -> .
current vector ( 1 ) can be calculated. In order to find the voltage vector ( v ), it

is assumed that the load is supplied by a three-phase balanced sinusoidal voltag
Therefore:
vOT+v6„+vc„=0 (4.16)
By measuring two phase voltages and using equation (4.1) the source voltage
vector components can be found:

(4.17)
V

0 = J=(Van+Von+Ven)=0-

4.5.2 Control of the D C voltage and Source Currents
The basic structure of the three-phase four-wire APF controller is shown in

Figure 4.8. The control system is similar to single phase APF controller which i
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Figure 4.8: The basic structure of the controller

explained in Chapter 3. The only difference is that here current, voltage and
switching vectors have been used. Detail of the DC voltage controller shown in
Figure 4.8 is given in Figure 4.9.

A traditional integrator controller is used in order to control the D C voltage. The
DC voltage feedback is taken from the three-phase rectifier. Since the impedance
in the neutral is small, it can be assumed that the DC voltage in the single-phase
rectifier is controlled at the same time. By considering the equivalent single
phase system, the parameters of this controller can be found as explained in
Chapter 3. The DC voltage is kept constant by adjusting the amplitude of the
->

reference current vector (i*). In order to have unity power factor, and with this
assumption that source voltages are balanced and sinusoidal, the reference
current vector is:

(4.18)

i* = / / v

Figure 4.9: The D C voltage controller details
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where JJ. is calculated once each sampling interval of the D C voltage controller.
->

The supply voltage vector, v , is measured on trie supply side of the transformer.
The aim of the inner loop is to control the source current to follow a sinusoidal
reference, the amplitude of which is given by the outer loop. The first step is
->

find the desired switching vector. The desired switching vector ( S d ) can be
calculated from equations (4.9) and (4.12) as follows:
->

-+
~+
di
Sd=(v-Ls—)/V_

(4-19)
-»

where Vdc is the measured D C voltage and d i is a small change in the current
vector which is desired to be equal to:

Nonlinear
Load

-nrn^
APF
A

Voltage Vector
Calculation

->
V

n

i.

A

Switching State
Selector

Current Vector
Calculation

T

T
->

Vdc

d i
->
.*

I
O p t i m u m Current
Vector Setpoint
Calculation

Or
Figure 4.10: Proposed 3-D vector control scheme

D
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d i = i* - i (4.20)
->

where i is the measured source current vector. The next step is to choose the
-»

available switching vector closest to the desired switching vector, Sd. Then this

switching vector is applied for the time interval dt, after which the proces

repeated. The operational principle of the proposed three-dimensional vector
control scheme is illustrated by the block diagram shown in Figure 4.10.

4.6 Summary and Conclusions

In this chapter the analysis of a new three-phase four-wire APF which does n

require any large passive element and only has four bidirectional switches h
been given. The switches alone are sufficient for APF performance whenever
there is sufficient upstream inductance (eg from a supply transformer) and

downstream diode rectifiers with capacitance, which are the most common type
of nonlinear load.

A new three-dimensional vector switch control technique, which can be used f

the control of the proposed APF, has been detailed. The 25 switching vectors

corresponding to 10 switching states of the APF have been derived and analys

It is shown that at any time, only 10 vectors are available, being those clo

the voltage vector. It is also shown that it is possible to control the sour

vector in any direction by choosing a combination of the 10 available switch

vectors at any time. The only condition is that the DC voltage of single-pha
diode rectifiers should be at least equal to the maximum phase voltage (340
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Australia) and DC voltage of the three-phase diode rectifiers equal to the
maximum line-to-line voltage (586 V in Australia).

Finally, a simple control methodology is explained. This control is based on
calculation of the desired switching vector at each sampling interval, and then

choosing the best possible switching state from the 10 available switching vectors
at any moment.

CHAPTER 5
SIMULATION RESULTS FOR THE
PROPOSED THREE-PHASE FOUR-WIRE
APF
5.1 Introduction
In this chapter different simulations are presented to illustrate the capability of
the proposed three-phase four-wire A P F and the proposed three-dimensional
switching vector control algorithm discussed in Chapter 4. In the first section,
simulations are given for the proposed three-phc se four-wire A P F to investigate
the effects of upstream inductance, the A P F switching frequency, and D C voltage
reference on the performance of the A P F .
In the second section, the ability of the A P F to compensate zero and negative
sequences of the phase currents, improve the power factor and reduce source
current distortion and neutral R M S current is investigated by simulation.
Simulation results are given for a system with similar parameters to the
experimental set-up which will be detailed in the next chapter. These cover
different combinations of balanced and unbalanced nonlinear loads.

The power electronic simulator program S P E C S has been used to simulate the
system. The circuit diagram of the circuit in this simulator and the microcontroller listing, written in Pascal, is given in Appendix B.2.
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5.2 APF Parameter Sensitivity
It can be predicted by referring to Chapter 3, Eqaation (3.22), that the switching
frequency of the APF and upstream inductance have a significant role on the
quality of the source currents. In this section the performance of the APF with
different values of the switching frequency, upstream inductance and DC
reference voltage is investigated. When talking about DC voltage, it means the
average single phase DC voltages or voltage of the three-phase diode rectifier
divided be V3.

5.2.1 Upstream Inductance and Switching Frequency
In this subsection simulations have been done for the proposed three-phase APF
with the DC reference voltage of 330 V. Values of inductor, Ls, are chosen in the
range of 0.01- 0.125 pu, while switching frequency changes in the range of 2.5-

50 kHz. Table 5.1 gives the average THCD of the phase currents for the first fifty
harmonics and for different values of the upstream inductance and switching
frequency.

Average phase currents T H D

(%)

f,(kHz)

L s = 0.01
pu

L s = 0.025
pu

L s = 0.05
pu

Ls= 0.075
pu

Ls=0.10
pu

L s = 0.125
pu

2.5
7.5
15
30
50

51.8

39.3

31.7

16.7

18.3

12.49

32.1

22.6

15.8

11.35

7.54

4.63

23.56

12.73

8.83

',78

3.9

2.43

16.44

9.39

5.53

:.76

2.87

1.92

11.43

6.73

4.3

2.83

1.95

1.24

Table 5.1: T H C D predicted by simulation with different values of L s and fs
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Figure 5.1: Average THD of the phase currents with different values of Ls and

Figure 5.1 shows the relationship of the T H C D with switching frequency and
upstream inductance in form of graphs. These simulation results indicate that
there is a direct relationship between values of THCD and the upstream
inductance as well as switching frequency of the APF which is consistent with
what is predicted by Equation (3.22).

Figure 5.2 shows the T H C D s predicted by Equation (3.22) which relate to all
current harmonics except those low order harmonics which are the product of
choosing DC reference voltage lower than the maximum phase voltage, while

Ls=O.01 pu
Ls=0.025 pu
U=0.05 pu
Ls=0.075 pu
Ls=*.10pu
Ls=0.125pu

Switching Frequency (kHz)

Figure 5.2: T H C D predicted by Equation (3.22)
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Figure 5.1 shows T H C D for thefirst50 harmonics. That m a y be the main reason
of differences between these two graphs.

Table 5.2 and Figure 5.3 show the relationship of the load T H V D for the first
fifty hannonic components with switching frequency and upstream inductance.
The load voltage T H D before the A P F is used in many of these cases can be
higher than T H D after using the APF. For instance results in the next section
with L s =12.5% pu show that T H V D before using the A P F is 2 7 % , while it
decreases to 11.8% after using the APF.

Averag e load phase voltage T H D (%)
fs(kHz) L s = 0.01
pu

2.5
7.5
15
30
50

L 8 = 0.025
pu

L s = 0.05
pu

L s = 0.075
. pu

L s =0.10
PU

L s = 0.125

36.76

29.44

25.19

21.98

17.13

14.79

28.13

23.33

20.94

16.41

12.73

9.82

21.67

16.35

13.2

10.81

8.96

6.43

15.3

10.89

8.35

6.59

5.76

4.57

11.78

8.23

6.95

5.17

4.32

3.76

pu

Table 5.2: T H V D predicted by simulation with different values of L s and fs
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Figure 5.3: Average T H D of the load voltages With different values of L s and f8
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5.2.2 DC Voltage Reference
As explained in Chapter 4, there is a relationship between the current reference
vector, which is calculated by the voltage loop, and the DC reference voltage.
When the DC reference voltage is lower than the maximum phase voltage (340

V), Full control of the source current cannot be achieved. Because there are some
parts of the cycle in which the current vector has a higher value than the set

current vector, resulting in no switching in one or two phase in these parts. This
can be clearly seen in Figure 5.6(b) and Figure 5.11(b). Therefore the DC

reference voltage affects the quality of the source currents and the load voltage

A higher DC reference voltage results in better current and voltage waveforms. It
should also be remembered that it is desirable to have a DC reference voltage as
close as possible to the DC voltage when the APF is not connected, which is
normally less than 340 V.
Simulations have been carried out for different DC reference voltages of 300-350
V and switching frequencies of 7.5 and 25 kHz. The value of the upstream

-^-fs=7.5kHz
-_-fs=25kHz

_
H
300 310 320 330 340 350
DC Set Voltage (V)

Figure 5.4: Average source currents THD with different DC set voltages
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Figure 5.5: Average load voltage THD with different DC set voltages
inductances is 0.075 pu. Figures 5.4 and 5.5 show the average source current
THD and load voltage THD respectively. From these graphs it can be seen that it
is better to choose DC reference voltage in the range of 320-340 volts.

5.3 Simulation Results for Different Types of Load
5.3.1 Design Example
This section gives simulation results of a bench-top design example chosen to
represent a scaled commercial building installation. It is assumed that all
electronic devices are ideal and the main supply is a three phase balanced
sinusoidal source. The full design details are given in the next chapter, while
this chapter just a summary of these parameters are given.
1 pu voltage = 415 V
lpukVA = 2.5kVA
1 pu current = 3.48 A
1 pu impedance - 69 Q
1 pu frequency = 50 Hz
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1 pu inductance = 220 mH
Ls = 30 mH
fs= 7.5 kHz

The nonlinear load is a combination of single and three-phase diode rectifiers

with DC capacitor and resistive load on the output. In the following subsectio
balanced and unbalanced nonlinear loads are simulated.

5.3.2 Balanced Nonlinear Load

This type of load can be three single phase diode rectifiers, a three-phase di

rectifier, or the combination of these two types. The latter option has been ch

as shown in Figure 4.2, while all values of load resistance are set to 220 Q an
all capacitors to 1100 uF.

The switching frequency of the proposed APF has been set to 7.5 kHz. Due to
some limitations explained in the next chapter, this is the maximum switching
frequency which the experimental set up could accommodate. The DC voltage set

point is set to give a single phase rectifier output of 330 V. Figure 5.6 show
phase and neutral current waveforms before and after using the APF.

The harmonic spectrum of 'a' phase and neutral currents are shown in Figure 5.

The calculated THCD of the phase current before and after using the APF and for
the first 50 harmonics are 69% and 4.8% respectively.
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Figure 5.6: Three phase and neutral currents (a) before and (b) after using the A P F
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Figure 5.7: Harmonic spectrum of 'a' phase and neutral currents (a) before
and (b) after using the A P F
The RMS value of the phase and neutral currents, before connecting the APF was
6.8 and 7.6 A respectively. This is one example of how the neutral current can be

higher than phase currents when the load is nonlinear even if it is balanced. Afte
using the APF, RMS values of the phase and neutral currents have been reduced
to 4.95 and 0.5 A respectively which is a significant reduction in these currents.

There are still some pulses in the neutral curreni after the A P F has been used as
shown in Figure 5.6(b). The main reason is having the set point DC voltage lower

Chapter 5: Simulation Results for the Three-Phase APF

88

than maximum phase voltage, ie 340 V, which results in losing control of the
current at the peak values as clearly shown in phase current waveforms.

The source currents in the a, p, and 0 coordinates along with voltage in the a

coordinate, va, are shown in Figure 5.8. From Figure 5.8(a) it is clearly seen t

the current vector is not in phase with voltage vector when the APF has not been
used. The fundamental of the current, io, lags 26.5° the voltage, va (found by
Matlab) which means the displacement factor, DF, is 0.89. This phase angle has
been reduced to 4° after using the APF, which results in increasing the DF to
almost 1.

---ip
-- io
va

0

0.01

0.02

0.03

0.04

Time (Sec.)
(a)
-Ia

•IP
—

0

0.01

0.02

0.03

—.

10

0.04

Time (Sec.)
(b)
Figure 5.8: Currents in the a, 0, and 0 coordinate (a) before and (b) after using the APF
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Figure 5.9: Currents in the o>P plane (A) (a) before and (b) after using the APF
Figure 5.9 shows these currents in the o>P plane. The ideal case is to have a
circular current in the o>P plane which implies that the phase currents are
sinusoidal. Quite clearly after using the APF, source current vector is a close
approximation to the ideal circle.

Figure 5.10 shows load and DC voltage in 'a' phase, indicating that DC voltage
before using the APF was 320 V while after using the APF it increased to the DC
voltage set point, 330 V. This is the reason why the fundamental current has
increased slightly after using the APF as shown in Figure 5.7. If the nonlinear
loads consume constant output power, there will be no increase in the
fundamental of the source currents except those needed to compensate switching
losses [77].
The load voltage after using the APF is in the form of a PWM waveform as
shown in Figure 5.10(b). The THVD for the load voltage before and after using
the APF for the first 50 harmonic components are 27% and 11.8% respectively.
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Figure 5.10: 'a' phase D C and load voltages (V) (a) before and (b) after using the APF

5.3.3 Unbalanced Nonlinear Load
For this subsection, a more realistic condition in three-phase four-wire systems,
which is a balanced three-phase source supplying an unbalanced nonlinear load,
has been considered. For this reason the single phase diode rectifier has been
disconnected from 'b' phase to make the total load unbalanced. Figure 5.11
shows three phase currents with and without the A P F and demonstrates that the
unbalanced current shown in Figure 5.11(a) can be balanced by using this system
as shown in Figure 5.11(b). Figure 5.12 shows harmonic contents of phase and
neutral currents before and after using the APF. The average T H C D of the phase
currents has improved from 7 2 % before using the A P F to 5.2% after using the
APF. The neutral R M S current also has been reduced by a factor of about 20 by
using this circuit.
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Figure 5.11: Three phase and neutral currents when the load is unbalanced (a)
before, and (b) after using the APF
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Figure 5.12: Harmonic spectrum of three phase and neutral currents (a
before and (b) after using the APF
The current vector in the a, p, and 0 coordinates are shown in Figure 5.13, and

Figure 5.14 shows these vectors in the a-p plane. These figures shows that u

power factor has been achieved when the APF was used. The average DC voltage
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before using the A P F w a s 322 for the two single phase rectifiers and 560 V for
the three phase diode rectifier respectively, while after using the APF these
voltages is increased to 330 V for two single phase diode rectifiers and 570 V for
the three-phase diode rectifier.
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Figure 5.13: Currents in the a, P, and 0 coordinates (a) before and (b) after using the

APF
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Figure 5.14: Currents in the o>P plane (A) (a) before and (b) after using the A
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5.4 Summary and Conclusions
In this chapter different simulations have been carried out to verify the
performance of the proposed three-phase four-wire APF and its control
methodology which has been detailed in Chapter 4. The sensitivity of the
proposed APF to some parameters, such as source inductance, switching

frequency and DC voltage set point, has been verified by simulations. It is shown
that current distortion is highly dependant on these parameters.

The simulations have been carried out for 2.5 kVA, 415 V system with different
combinations of balanced and unbalanced nonlinear load. Results from balanced
load simulation reveal that the average phase THCD is reduced from around 70%
to less than 5%. The RMS value of neutral current, which in this case is the
summation of triplen harmonics, has also been reduced by a factor of about 15.
The simulation results of the unbalanced nonlinear load demonstrate that the
proposed APF is able to correct unbalanced currents. The neutral RMS current
has been reduced by a factor about 20 and the average THCD has also improved
from 72% to 5.2%.

In general these results show that the proposed circuit and switching control are
capable of significantly reducing the current harmonics and compensating the
negative and zero sequence components of the load currents.

CHAPTER 6
HARDWARE IMPLEMENTATION AND
EXPERIMENTAL RESULTS FOR THE
THREE-PHASE FOUR-WIRE APF
6.1 Introduction
This chapter consists of three sections. The first section describes the hardware
implementation of a benchtop design for the proposed three-phase four-wire A P F .
The test system has been chosen to represent a scaled commercial building
installation.
In the second section the experimental results for different types of load are
presented. In each part of this section, experimental results have been compared
with the simulation results presented in Chapter 5. In the last section, the
characteristics of the proposed A P F are evaluated by comparison between this
filter and other A P F topologies.

6.2 Hardware Design
In this section a detailed design of a 2.5 k W laboratory prototype of the proposed
three-phase four wire A P F is presented. The load is a small scale representation of
a commercial building which is mainly a combination of single and three phase
nonlinear loads. In thefirstpart of this section the power circuit, which includes
diode rectifier loads, the A P F and series inductor are described. In the second part
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hardware relating to control of the APF including the DSP controller, current an

voltage transducer circuit, analog input and digital output signal scaling circu
are described.

6.2.1 Power Circuit
The power circuit is composed of a three phase four wire power source, three

series inductances, the nonlinear load and the APF circuit. The complete circuit
diagrams are given in Appendix A. The APF circuit is constructed from four
bidirectional switches and four IGBT gate drives. Each bidirectional switch is
implemented as two IGBT-diode pairs in series, as described in Chapter 3.
The circuit has been supplied from a three-phase variable AC auto-transformer
(VARIAC) with an input voltage rating of 240/415 V and an output phase voltage
of 0-240 V. The nonlinear load is a combination of single and three phase diode

rectifiers with capacitors on the DC side. This is intended to represent the mix
loads present in a commercial building.
Three Semikron SKB1512 single phase bridge rectifiers and one Semikron
SKD2512 three-phase bridge rectifier have been chosen. Their rated voltage is
1200 V and rated currents for single-phase and three-phase diode rectifiers are
A and 25 A respectively. Their datasheets are given in Appendixes D.4 and D.5.

A 220 Q. resistor bank is connected as a DC load for each rectifier, single and
three-phase, although in many cases the DC loads, in equipment such as
computers, TV's and VCR's, draw a constant power over the usual range of DC
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voltage level. 1100 uF electrolytic capacitors have been used which limit the
maximum ripple of voltage on the DC side to less than 5%.

Eight Semikron SKM50-GAL-123D IGBT-diode pair modules have been

employed in this APF. Its parameters is given in Appendix D.2. The main reasons
for using IGBTs are their high switching frequency capability and lower
component cost for high voltage rating. Four Semikron SKHI10 IGBT gate driver
boards have been used which their data sheet are given in Appendix D.3.

The digital output signals of the DSP are 0 or 5 V (TTL level), but for the IGBT
gate drivers they are changed to CMOS voltage levels which are 0 and 15 V. An

interfacing circuit has been designed to change the voltage level of the DSP di
output to 15V and connect the ± 15 V power supply to gate drivers.

The power source has an impedance dominated by its inductive components. The

greatest contribution comes from the distribution transformers' leakage inducta
which is typically 5-10% in per unit system for a 50 Hz power system. For the
prototype circuit the following parameters have been used:
lpuVA = 2500VA
1 pu voltage = 415 V (line to line voltage)
1 pu current = 3.48 A
1 pu impedance = 69 Q
1 pu inductance = 220 mH
fs= 7.5 kHz
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Due to some software and hardware limitations, which are explained in the next
subsection, the maximum switching frequency which could be achieved for the
present set-up is 7.5 kHz. To limit the source current THD to approximately 5%

and by referring to Table 5.1 and Figure 5.1 in Chapter 5, the value of the sour

inductance should be at least 0.125 pu. Therefore the value of the line inducta
should be at least:
Ls = 12.5% of 220 mH = 27.5 mH
Three 30 mH inductances have been used in this experimental set-up.

6.2.2 DSP controller and Associated Hardware
To achieve real time operation of the proposed APF, an ADC64 Digital Signal

Processor (DSP) board has been used. The salient features of this board are giv
in an excerpt from the device data sheet in Appendix D.l. The main reasons for
choosing this board after an extensive search are summarised bellow.

Firstly, this board contain a Texas Instrument (TI) TMS320C32 40 MHz DSP chip
which has been used as a CPU allowing 32 bit floating-point arithmetic. TI DSP
devices are preferred because of their availability, good documentation, and

proven ability in other areas like filtering, image processing and communication

Secondly, this board has 64 analogue input channels (8 independent channels eac
of which is connected through an 8-1 multiplexer). The Analog to Digital
Converters (ADCs) have 16 bit resolution and a maximum sampling frequency of
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100 kHz. The operating input voltage range of these A D C s is ±10 V, a very
important feature when the circuit operates in a noisy environment.

Another advantage of this board relating to power electronic applications is that it
has 16 bit Digital Input/Output (DIO) which can be used to drive circuit switches
without a long delay. Finally, this board was less expensive than other boards
which mostly had lower features. Figure 6.1 shows the basic diagram of the
interconnections of the APF to the DSP controller.

Three phase source currents, two source voltages and a D C voltage are the six
analogue signals which are fed into the DSP board. Three Hall effect current
transducers and a circuit have been used to bring the three analogue voltages

1 6 bit

ADC
1 6 bit

ADC

"dc

IGBT
Drivers

1 6 bit

ADC
1 6 bit

Tl TMS320C32
-*-*
DSP

ADC
1 6 bit

ADC

16 bit DIO

1 6 bit

ADC

100 kHz Sampling
ADC64 DSP controller

Figure 6.1: Interfacing the APF to the DSP controller
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associated with measured currents into the range of the ADCs. Three isolation
amplifiers of type AD202JY and scaling circuits are also used for the measured
AC and DC voltages.

The listing of the DSP controller program is shown in Appendix C.2. The
emphasis in designing the software for this application was on speed. For this

reason the division operation, which needs much more time than other operations,
has not been used in the body of programs.

The total time of calculation for each control output interval of this program v
from 40-50 us, depending on the path through rhe software algorithm. By
considering 10 us for ADC conversion and approximately 5 us delay associated

with the measurement circuits, it was found the maximum interval time needed for

each switching vector calculation is 65 us. Since there are two sampling periods
one switching cycle, the maximum switching frequency is limited to 7.5 kHz.

6.2.2.1 Operation of Control Algorithm

Figure 6.2 shows a flowchart of the overall program execution which begins
shortly after the program has been downloaded to the DSP. The first task of the

program is to initialise the constants like scaling factors and control gain. Th
the desired operating time, the APF switching frequency, and DC voltage

reference are requested as screen inputs. Once the ADC is configured to sample a

regular intervals, the processor waits until the ADC has completed a conversion.
When a conversion is complete, the DSP uses the ADC results to calculate the
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measured current and voltage vectors, current reference vector and finally the
desired switching vector. Then, the best switching vector, which is the closest to
the desired switching vector will be chosen to generate an appropriate digital
signal which drive the IGBTs. After that the loop will be repeated until the time of
execution is finished.

Start

Define all constants

Input switching frequency
Input time of execution
Input D C set voltage

Start A D C
Wait until A D C conversion complete
Calculate current and voltage vectors
Calculate the set current vector

Calculate the desired switching vector
C h o s e the closest predefined switching
vector to the desired switching vector
Send appropriate signal to digital I/O

No

Yes

Save current and voltage
samples to P C hard disk

Stop

Figure 6.2: Software algorithm overview

Chapter 6: Experimental results for the Three-Phase APF

102

6.3 Experimental Results

This section presents the experimental results of the proposed three-phase fourwire APF with different load combinations and which was simulated in Chapter 5.
All tests have been done with a switching frequency of 7.5 kHz and DC voltage
reference of 330 V. In each subsection, experimental and simulation results are
compared. All test system waveforms were obtained from a Philips PM 3384
Digital Storage Oscilloscope (DSO). Figures showing phase current or voltage
waveforms are obtained directly from the DSO. Other figures, such as current or

voltage harmonic spectrums and vectors, are created by Matlab and Excel software
by using numeric data downloaded from the DSP to the hard disk of a PC.

6.3.1 Balanced Nonlinear Load
A load, which is a combination of a three-phase and three single-phase diode

rectifiers, is considered as a balanced nonlinear load. Figure 6.3 shows the pha
and neutral current waveforms before and after using die APF.
Figure 6.4 shows the harmonic spectrum of the 'a' phase current and neutral
current before and after using the APF. The average THCD for the phase currents

before using the APF is 63% for the first 50 harmonics, while after using the AP
it has been reduced to 4.75%. The RMS of the neutral current also reduced from
6.2 A to 0.4 A after using the APF which means a reduction by a factor of 15.5.
These values confirm the great reduction of phase and neutral current harmonics
due to the use of the APF.
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Figure 6.3: Phase and neutral currents for balanced load (a) before and (b)
after using the APF (10 A/div & 5 ms/div)
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Figure 6.4: Harmonic spectrums of 'a' phase and neutral currents (a) before
and (b) after using the APF

Although it was expecting that the fundamental component of the phase current

reduce as a result of power factor correction, it however slightly increases af
using the APF. This is mainly due to the increase of the DC voltage, which will
shown later, and also to losses related to the APF switches and power diodes.

In comparison with the simulation results presented in Section 5.3.2, the T H C D of
the source current, when the APF has not been connected, is 10% lower. This may
be due to the simulation assumption of an ideal power supply with no series

impedance, while in the experimental set-up the supply has series inductance. T
means around 10% higher inductance in the test circuit which results in lower

harmonic current flow to the circuit. After using the APF the source THCDs found
by simulation and experiment are very close.

The other issue is the presence of the small amount of the low order harmonics in
simulation and experimental results, especially 3r and 5 components, in the
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phase currents after using the APF. A more likely reason is that the DC voltage set
point, 330 V, is lower than the maximum value of the phase voltages, ie 340 V.

Figure 6.5 shows source voltage and current vectors in a and p coordinates which
are drawn by using data downloaded by means of the DSP. From these figures it is
clear that the source voltages are not purely sinusoidal which must contribute to
the current distortion. The current waveforms are similar to simulation results
shown in Figure 5.8. The current vector is also in phase with the voltage vector
after using the APF, showing that unity power factor has been achieved.
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Figure 6.5. a and P components of the source voltage and current vectors (a)
before and (b) after using the APF
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Figure 6.6: Source and load voltage waveforms of 'a' phase (a) before and
(b) after using the APF (200 V/div & 5 ms/div)
Figure 6.6 shows experimental waveforms of the source and load voltages of the
'a' phase. From thesefiguresit is clear that the source voltage remains unchanged
while the load voltage waveform has changed. Figure 6.7 shows the harmonic
spectrum of the load voltage in the 'a' phase before and after using the APF. The
T H V D for these waveforms for thefirst50 harmonic components are 2 3 % and
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11.5% respectively. O f course there are some high frequency harmonics around
the switching frequency which are not shown here.

1000
1500
Frequency (Hz)

(a)

1000
1500
Frequency (Hz)

(b)

Figure 6.7: Harmonic spectrum of the 'a' phase load voltage (a) before and
(b) after using the APF
The average measured DC voltages of the single phase diode rectifiers before
using the APF was 318 V and for the three-phase diode rectifiers it was 548 V.
These DC voltages have been increased to 330 V for the single phase diode

rectifiers and 570 V for the three-phase diode rectifier. This is close to resul
predicted by simulation and shown in Figure 5.10.

6.3.2 Unbalanced Nonlinear Load
For this part, the 'b' phase diode rectifier has been disconnected to make the
nonlinear load unbalanced. Figure 6.8(a) presents the source phase and neutral

currents and Figure 6.9(a) is the frequency spectrum of these currents. As can be

seen from Figure 6.9(a), the neutral current consists of the fundamental and trip
harmonics, with the 3rd being dominant.
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(b)
Figure 6.8: Three phase and neutral currents for unbalanced load condition
(a) before and (b) after using the A P F (10 A div & 5 ms/div)
Figure 6.8(b) shows the APF performance for this unbalanced load where three
phase currents are well balanced and the neutral current has been significantly
reduced which can be seen in Figure 6.9(b). The average THCD of the three phase
currents has been reduced from 71% before using the APF to 5.4% after using the
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A P F which is in good agreement with the simulation results given in the previous
chapter, Figures 5.11 and 5.12. The neutral current RMS value is also reduced
from 4.9 A to 250 mA which is a reduction factor of about 20 times. Due to the

boost action of this circuit and the voltage set point being 330 V, the average DC
voltage has been increased from 320 to 330 V which is about a 3% increases. This
results in a 7% increase in output power, since the load is resistive.
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Figure 6.9: Harmonic spectrums of the phase and neutral currents in
unbalanced load condition (a) before and (b) after using the A P F
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The average fundamental current for the three phases after using the APF is

sUghtly higher than the average fundamental currents before compensation. This is
consistent with an increase in the real power drawn to account for the higher
output power and also some losses in the APF.

6.4 Comparison of the Proposed APF with Other APFs
In this section comparisons are made between the proposed APF and some other
reported three-phase four-wire APFs. Especial attention has been made to choose
three-phase four-wire APFs that have experimental results. In the first part,
component requirements for these different configurations are given which will
give a general sense about the size, weight and the price of these different
toplogies. Then the performance of these APFs such as the ability to reduce
current distortion and efficiency are compared.

6.4.1 Component Comparisons
Table 6.1 presents comparison between the hardware of three other configuration
and the new proposed APFs. From this table it can be seen that the first two APFs
have used one three-phase transformer. Therefore these APFs are bulky, expensive
and have extra losses in the transformer. The other issue is the use of energy
storage elements which are the essential part of these APFs. In the proposed APF
circuit three inductor have been used, but if we consider a commercial building

fed by a transformer, these inductances will be provided by the leakage inductanc
of the distribution transformer. By using the simulation results shown in Section
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5.2.1 and by assuming 0.05 pu for the transformer leakage inductance, T H C D less
than 5% can be achieved by the proposed APF with a switching frequency of 30
kHz and above and without using any additional series inductance. The number of
gate drivers and current or voltage transducers which have been used is less than
for other APFs and the number of switches also can be halved if the bidirectional
switches are implemented as shown in Figure 3.3(b).

First author APF voltage
and power
name
rating

1

N o of
switches
and drivers

N o of CTs*,
and VTs**

Energy
storage
elements

Other
components

8 and 8

6 C T and 3

3 inductors
and one
capacitor

3-phase
Y-Y
transformer

QuinnC. A.
[40]

60 V3 V,

2

Kamath G.
[80]

208 V,
3kVA

10 and 10

7 CT and 3
VT

4 inductors
and 2
capacitors

3-phase
A-zig zag
transformer

3

Nedeljkovic
D. [81]

Not

6 and 6

6 CT and 4

3 inductors
and 2
capacitors

Nil

3 inductors

Nil

4

The
proposed
APF

VT

1.1 kVA

VT

available
415 V,
2.5 K V A

8 and 4

3 C T and 3
VT

Current Transducer
" Voltage Transducer
Table 6.1: Hardware comparison

6.4.2 Performance Comparison
The performance of the APF can be judged by its ability to reduce the THCD of
the supply current for a typical nonlinear load. The other important factor for

comparison is the efficiency. The ability of three-phase four-wire APFs to achiev
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unity power factor and to balance the source current are also considered in this
part.

Table 6.2 shows a summary comparison between performance of the APFs
discussed in the previous part. The efficiency and switching frequency of some of
these APFs is unknown. There is a trade-off between the THCD and the cost of
implementation of controller. Normally for a constant switching frequency
scheme, to improve the THCD a more complex technique is needed which results

in the cost of control implementation increasing. Higher switching frequency also
results in higher losses in the circuit and therefore lower efficiency.

First author name

T H C D of
the source
current

Efficiency
of the APF

Switching
frequency

Unbalanced
load
compensation

89%

21kHz

Not
available

Not
available

No
No

1

Quinn C. A. [40]

2

Kamath G. [80]

10%
3.2%

3

Nedeljkovic D. [81]

2.7 %

Not
available

Not
available

No

4

The proposed APF

5.5%

93%

7.5 kHz

Yes

Table 6.2: Performance comparison
The efficiency, r\, mainly depends on the extra losses which are introduced by the
APF, such as losses in energy storage elements, switches and other parts of the
circuit. Therefore for APF, rj can be found as follows:

p2-_*100
supply

(6.1)
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where Pioad is the output power of the load and PSUppiy is the input power to the
circuit which is the product of the supply voltage and in-phase fundamental
current. For the proposed APF the output power can be found by using measured
DC voltages and the input power can be found by using the source voltages and
the fundamental currents. For instance when the load is balanced the efficiency
can be found by using the results given in Subsection 6.3.1 which is:

V

2
r

V

dc

P
T>
n = - ^ - = r- K
PsuPply V3islvM

2970
*100 =
*100 = 9 3 %
3190

In the same way, the efficiency of the proposed system for the unbalanced load i
equal to 92.5%. This is a good value compare to other reported APF efficiencies,
where they have efficiency in the range of 85%-95% [15, 40, 73].

There are some reported APFs which are able to balance the source currents when
the load currents are unbalanced. They have not been considered in this
comparison because they are three-phase three-wire systems [73] or have been
studied only by simulation results [28, 82, 83].

6.5 Summary and Conclusions
The work presented in this chapter describes the implementation of a 2.5 kVA,
415V three-phase four-wire APF controlled by three-dimensional control
methodology which has been detailed in Chapter 4. Hardware requirement of the
benchtop design are explained and the experimental results of the proposed APF
for different nonlinear load conditions are presented.
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The results show that the proposed APF and its control system is able to reduce
the harmonic contents of the source current and reduce the THCD to around 5%
which meets IEEE-519 standard requirement. The experimental results for
unbalanced nonlinear load also showed that this APF can compensate the
unbalanced current and reduce the neutral current by a factor of 20. It is also
shown that the APF can achieve unity power factor. These experimental results
were in good agreement with simulation results given in Chapter 5. Then in the
final section, a hardware and performance comparison has been made indicating
that the proposed APF needs less hardware components and has a relatively good
performance compared to APFs discussed in the literature. The efficiency of the
prototype APF circuit was found 93% and 92% for the balanced and unbalance
nonlinear loads respectively.

CHAPTER 7
SOME PRACTICAL ISSUES
7.1 Introduction
There are some practical problems associated with the proposed single and threephase APF topologies, which are investigated in this chapter. Figure 7.1 shows
the single phase APF circuit. The source inductor current is in continuous mode
while current in power diodes of the nonlinear load (ie diodes Di-D4 in Figure
7.1) and switches must fall back to zero on every switching cycle. These current
waveforms are clearly shown in Figure 3.6 in Chapter 3. That means the power
diodes of the front end of all nonlinear loads should turn on and off with the
switching frequency, which is much higher than power frequency (ie 50 Hz in
Australia). Therefore, the study of the reverse recovery in power diodes is

necessary to estimate extra power losses which is introduced after using the APF.

In the first section of this chapter a simple macro-model for reverse recovery in
power diode is developed to simulate the behaviour of the power diodes during
reverse recovery transient. Then in order to verify the diode model, operation in
the single-phase APF is investigated by simulation and experiment. The
calculation of the power losses in the nonlinear load due to the diode reverse
recovery is also presented. The predicted values of the losses for different
switching frequencies is compared with the power losses found by simulation.
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s
Figure 7.1: Single phase A P F
In the second part of this chapter the problem of transient overvoltage across
switches in practical situations during switch turn-off is explained. This problem
arises w h e n the distance between nonlinear load and the A P F is long resulting in
relatively high downstream inductances, eg. L 0 in Figure 7.1. T w o methods for
reduction of this overvoltage are suggested. The first one is locating the A P F
close to the largest three-phase bridge diode rectifier and the second one is using
a voltage clamp circuit for all switches.

Finally, the problem of voltage distortion at the load is discussed. Some problems
which m a y be caused by this voltage distortion for some loads are explained.

7.2 Reverse Recovery in Power Diodes
The objective of this section is to find power losses due to the diode reverse
recovery, which is the dominant power loss in this circuit, with different
switchingfrequencies.T o find the power losses a model of the power diode is
necessary. Till today, various macro and micro models of the power diode have
been proposed [84-90]. However, due to the different requirements and
simulators, there is no unique model for the power diode. In this section a simple
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macro-model of the power diode is developed to estimate the power losses in the
circuit by using SPECS simulator.

7.2.1 Power Diode Reverse Recovery Model
The reverse recovery phenomenon in diodes occurs w h e n a forward biased diode
is turned off rapidly. The excess charges stored in its junction during forward
conduction, takes some time to be removed. During this time, the diode remains

conducting and a reverse current flows through it. After most of the stored charg
has been removed from the back region, the depletion layer in the diode begins to
accumulate a reverse voltage and the diode current eventually falls to almost
zero. Figure 7.2 shows diode current and voltage waveforms during turn-off and
definitions related to that, where:
t„= Reverse recovery time
Irm= Maximum reverse current
Qrr= Reverse recovery charge
dVdt= Slope of the diode forward current

0.1U

Figure 7.2: Diode reverse recovery current and voltage waveforms
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This transient can be divided into two sections. The first section, 0< t< ti, sta
when APF switching occurs. Prior to this switching operation, t=0", the stored
charge can be represented by:
Q(t)U=ifTf (7-1)

where xf is the forward minority carrier lifetime. The diode current during first
section can be found by using the following equation:

i.(.)-^+^ (7.2)
Tf

at

The end of section one at t=ti, the diode reverse current reach its maximum

value, Inn- This time can be found by assuming that the total stored charge durin
section 2 (ti< t< t2) is directly proportional to the reverse current [90].

Q(t) t=ti

= U
rm

r

C7-3)

where xr is the reverse biased minority carrier lifetime. During section 2 the diode
current falls exponentially and can be represented as:

Figure 7.3 is a proposed simple macro-model for power diode reverse recovery
and consists of two ideal diodes, one resistance, an inductance, and a voltage
controlled current source.

In this circuit, after diode turn-off, for 0< t< ti (as shown in Figure 7.2), th

Di conducts and the diode D2 blocks and the external circuit determines the diod
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9C

D„
|>K*VL

D, A

6A

Figure 7.3: Proposed model for the diode reverse recovery
current and its slope (dVdt). The slope of the diode current depends on the stray
inductance in the circuit and the gate drive of the switch. As diode current
linear* decreases, the constant voltage across Ld (Ld f) commands a constant
current through the controlled current source until the current reaches 1^. The
diode Di then blocks since its current has decreased to zero and the diode D2 start
conducting. The subcircuit Rd//Ld at time ti< t< t2, imposes an exponential
current with a time constant equal to L/R which is:
-(t-t,)

i(t) = - I » e *

(7.5)

where x = —-. Therefore, this model only depends on two parameters: Ld/Ra and
Rd

the coefficient of the voltage controlled current source, K. By considering two
initial conditions of:
t = t,=>i(t) = -I n B
t = t3=>i(t) = -0.1It

(7.6)
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and by solving Equation (7.5), the time constant is:
L

d

x = Rd

1 ,_
lnlOv,r

U
dlf/dt )

(7-7)

Some power diode manufacturers m a y provide one or two diode parameters, such

as Inn, tn, and Qn, for specified If and dlf/dt conditions. The other parameters

be found as explained by Flinders et al [85]. For power diodes with soft recove
Equation (7.7) can be simplified, because the Reverse Snap-off Factor (RSF) in
these diodes is close to one [85, 90]. Hence:
RSF = ^r = ~—L * i
Q, t,-t0
Therefore, Inn and tn can be related to Q„ and dlf/dt as follow:
1
1^,/Q-f
/•
C = 2x'

Q

(7.8)

«

dlf/dt

and time constant is equal to:
dlf
X

_ Ld _ 1
Qn
l
Rd lnlO "Vdlf/dt dlf/dt

Xg
Qr

}

V
dt
1
lnl0\dlf/dt

Qrr

(J9)

A degree of freedom exists between Ld and Rd, so the inductance can be set to a
small value (eg. 1 pH) that makes VLd negligible compared to the diode forward
voltage. For K»l, this inductance acts as a probe measuring dlf/dt for the
controlled current source. Rd can be calculated from Ld and the time constant.
Using (7.9), yields:
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R _ = ^ = 10-*xtal0j-5-i*

(7.10)

At t=ti*, the voltage across L d is L

dip

The current in the diode D, is almost

dt

zero. K can be found at this time which current in the controlled source current
reaches the maximum reverse current, !„„• Hence:
dIF
I.
L
K L d — = I => K = L d d l f / d t
d

d t

1

»

Q

"

= 1 0

Ld"\| dlf/dt

" '

Q

dlf/dt

(7.H)

nn

7.2.2 Simulation and Experimental Results
To validate the model, simulation and experimental test have been done for the
single phase APF explained in Chapter 3. Figure 7.1 shows the circuit used to
study diode reverse recovery by simulation and experiment.The power bridge
rectifier is Semikron SKB15/12 and its datasheet is given in Appendix D.4. The
reverse recovery time, t„, is the only parameter given by the manufacturer, which
PM338-4. FLUKE 8

PHILIPS

*'T~"3

Figure 7.4: Experimental result: diode DI current and voltage waveforms
during reverse recovery transient (5 A/div 100 V'div & 5 p.sec/div)
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is not enough for the simulation. Therefore experimental waveforms have been
used to estimate those parameters needed for the simulation, such as Qn and 1^
for a given if and dlf/dt. Figure 7.4 shows the experimental result when the
forward current is around 3 A. From this graph it can be seen that total reverse

recovery charge is approximately 38 uC, lm, is about 25 A, dlf/dt is about 30 A/us
and if is about 3 A.

Computer Simulation for this circuit was conducted for the maximum switching
frequency of 12.5 kHz and DC voltage set point of 330 V. Figure 7.5 shows the
simulation results of the current and voltage wavefonns of the power diode Di
during the reverse recovery transient. Comparison of the simulation and
experimental current waveforms (Figure 7.4) shows that the general
characteristics are very similar. The only difference is between voltage
waveforms. In simulation results the voltage across the diode falls to a value
which is even greater than the blocking voltage and tien gradually settles to its
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Figure 7.5: Reverse recovery current and voltage waveforms of diode Di

Chapter 7: Some
final value, but experimentally the diode voltage falls to value less than the
blocking voltage and recovers back to it. This might be due to not having a
realistic IGBT model in the simulation. It will be shewn in the next subsection

that this difference has little effect on the calculation o: power losses. The curren
and voltage waveforms of IGBT found by experiment and simulation during turnon and when the current is 2 A is shown in Figures 7.6 and 7.7 respectively.
PM3384, FLUKE 8 PHILIPS

Figure 7.6: Experimental result: I G B T current and vo tage waveforms during
turn-on transient (2.5 A/div 200 V/div & 2.5 usec/div)

Iigbt
Vigbt

20
Time (usee.)

Figure 7.7. Voltage and current waveforms of the G B T during turn-on
transient
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Unlike most power diode reverse recovery models, which are designed for D C
circuits and assume that the reverse recovery tine for a given dlf/dt is
independent of the forward current, the diode model used in this study gives
different values of tn and 1 ^ for different values of forward current. This is
clearly can be seen in Figure 7.8, which shows diode Di and I G B T switch
voltage and current waveforms for a quarter of cycle.
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Figure 7.8: Current and voltage waveforms of the diode Di in nonlinear load
and I G B T for a quarter of cycle
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7.2.3 Estimation of Diode Reverse Recovery Power Losses
O n e of the objective of this section is tofindthe reverse recovery power losses of
the diodes at the front end of the nonlinear load in the proposed APF circuit.
Other power losses, such as diode turn-on losses and conduction losses, are
negligible and ignored in this study. Figure 7.9 shews the single phase APF
circuit when the switch turns on. Using the basic defioition of average power in
Figure 7.2, and by considering that at any time only two diodes are conducting,

the total reverse recovery power losses in the bridge rectifier can be written as:

Pics = -J2v d (t)i d (t)dt = 2fjv d (t)i d (t)dt

(7-12)

where fs is the switching frequency, vd(t) is the diode voltage and id(t) is the
diode current which for time ti<t< t2 is given by Equation (7.5). The Kirchhoff
voltage law for the loop in Figure 7.9 yields:

2v d (t)-V IGBT (t) + L {

M + V j .'d.c o

(7-13)

dt

B y using (7.5), (7.13) can be rewritten as:
2

Vd(t) = - L f f ^ p - V d c + v I G B T ( t ) = -V dc -L ff -^-e

*

+vIGBT{t)

4c

vs(~

T] rr
Figure 7.9: The single phase A P F circuit in turn-on switch

(7.14)
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W h e n the switch turns on, the power diode reverse recovery current flows in the
IGBT. Approximate voltage and current waveforms of the IGBT during turn-on
is shown in Figure 7.10.

The I G B T voltage, when ti< t< t2, is exponential as shown in Figure 7.10, and
can be written as:
-(t-t.)
V

t

IGBT( )

=

V

dc

(7-15)

e

Therefore by using (7.14) and (7.15), the power diodes power loss can be
estimated from (7.12) as follows:
t2

-q-t.)

Pio S s=f s J(-Vdc-L.-fe

l

2

"(t-t,)

r

+Vdc

-(t-t,)
e

r

-(t-t,)

x-i^e

*

)dt

(7.16)

t, -2(t-t,)

^sVdcUje * d t + f ^ C L ^ + V.^Je * dt

h2 -(t-t,)
-(t-t,)
l

h'^ -2(t-t,)
' ^
'IJ

^

-r

From(7.6), Je * dt = -x(0.1 -1) = 0.9x and J e * dt =--(0.01-1) *-.

Hence, Equation (7.16) can be integrated and simplified by using (7.8) and (7.
as follows:

Figure 7.10: Voltage and current waveforms of the IGBT during turn-on
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P„ - ^(O-'VdA."- - ^d™1- *\ VL > = fs(0"Xioimrdix)
04

i

diF

(7-17)

By using diode parameters, the estimated power losses when the source current
has its maximum value (3.1 A) in the single phase APF circuit (Figure 7.1) and
for one switching cycle is about 3 mW. The reverse recovery current in power
diodes is dependent on the forward (source) current. The source current varies
from zero to its maximum value, resulting in the power losses changing for each
switching cycle. A reasonable approximation might be to assume that the average
power losses for each switching cycle is half the power losses when the source
current is maximum.

The average switching frequency is also different from the maximum switching
frequency. The ratio of average to maximum switching frequency is not constant
and depends on the maximum switching frequency, line inductance, and DC
voltage reference. For instance, Figure 7.11 shows the ratio of average to
maximum switching frequency in single phase APF and for different switching
frequencies which has been found by simulations, where Ls= 0.075 pu and
Vdc*=330 V.

7.2.4 Comparison of Total Power Losses
By considering the average switching frequency and average value of the power

losses per switching cycle, the estimated total power losses due to diode reverse
recovery for different switching frequencies and by using Equation (7.17) are
given in Table 7.1.
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Figure 7.11: Ratio of average to maximum switching frequencies found by
simulation (Ls =0.075 pu and V«„* =330 V )

The power losses have also been estimated by simulation for different switching
frequencies, which are given in Table 7.1. This have been calculated by

multiplying diodes currents by their voltages to obtain the instantaneous power,
and then finding its average for duration of one power cycle.

The measurement of total power losses by experiment could not be done directly
by measurement of currents and voltages as in the simulation, because at the
same time it was not possible to have resolution of 1 us and to have the

waveforms for at least a quarter of cycle. The total power losses in whole circu
has been calculated by the direct measurement of hiput and output power in
Figure 7.1, and then total power losses estimated by:

P =P
tot

* in

-P

(7.18)

out

Unlike estimation by (7.17) and by simulation, which just include power diode
losses due to reverse recovery phenomena, the power losses found by experiment
include all power losses in the circuit shown in Figure 7.1, including the IGBT
losses which are significant. The total power losses found by experiments for

switching frequencies up to 25 kHz for this circuit are also given in Table 7.1.
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Total reverse recovery losses in diode
rectifier ( W )

Total loss in the
circuit ( W )

Switching
Frequency (kHz)

Estimated by
(7.17)

Estimated by
simulations

Found by
experiment

5

4.66

3.85

27

12.5

7.1

5.68

42

25

11.32

8.2

51

50

17.54

14.3

Table 7.1: Total diode power losses for different switching frequencies
Figure 7.12 shows total power losses in the proposed single phase APF for
different switching frequencies. The power loss found by experiment have not

been included as it is the total power loss in the circuit. The simulation results
less than the estimated results and this may be due to not using a good model for
the IGBTs in the simulation.

The normal power loss in the bridge rectifier without the A P F can be found from
the datasheet which is given in Appendix D.4. By assuming that conduction

losses are the dominant loss in this condition and by using the forward resistance
given in datasheet, the normal power loss for one diode, when the DC current is
about 2.5A, is around 5 W. Therefore for the single-phase bridge rectifier the
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Figure 7.12: Total power losses in the single phase A P F
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power loss is around 20W. By referring to Table 7.1, it can be seen that the

in the power bridge rectifier have been increased due to the switching action
the APF. The increase in power losses is about 20% when the APF maximum
switching frequency is 5 kHz and up to 80% when the APF maximum switching
is 50 kHz which is a significant increase in the power losses. For the single
APF with a switching frequency of 12.5 kHz, as discussed in Chapter 3, the

losses in the bridge rectifier has been increased about 30%. Therefore specia
attention should be made when choosing the switching frequency of the APF.

7.3 Transient Overvoltage During Switch Turn-off

In practical situations, such as a commercial building, normally nonlinear loa
are distributed some distance apart, introducing significant parasitic lead
inductance in the circuit, such as LCT in Figure 7.1. For a low turn-off power

dissipation in the IGBTs, a high rate of fall of the collector current is desi

On the other hand, a rapidly falling ic generates a transient voltage spike du
the downstream stray inductance which is :

AV = L0^ (7-19)
° dt

This overvoltage adds to the collector-emitter voltage and may destroy the IGB
The current and voltage waveforms of the IGBT during a turn-off transient are

shown in Figure 7.13. To turn the IGBT off, the gate-emitter voltage is switc

to zero or negative voltage. For the SKHI10 gate driver used in the circuit, t
voltage is -8 V.
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There is a reported IGBT model by Brambilla ex al [92], but it is very
complicated and has m a n y parameters which are not given by the Semikron
manufacturer. In this section the overvoltage across I G B T during turn-off is
investigated by simulation using S P E C S simulation program. A complete model
of I G B T is not necessary, as the Equation (7.19) shows the overvoltage depends
on the rate of collector current fall, dVdt.

By looking at Figure 15 in the IGBT datasheet (Appendix D.2), it can be seen
that falling time, t_ for a given turn-off gate resistor, Ro(ofl), can be assumed

constant. This time for R^ofi) of 22 Q is about 50 ns. litis makes simulation eas
by choosing the time step in SPECS equal to tf/0.8, which is 62.5 ns. Then by
using the ideal switch as the I G B T , the current and voltage waveforms during
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Figure 7.14: The I G B T current and voltage wavefomis when a constant step
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turn-off look like Figure 7.14. There are some mismatches between Figures 7.13
and 7.14, mainly due to neglect of the turn-off delay time, U(o&), and the IGBT
tail current in simulation, which should have no effect on the overvoltage across
the IGBT. But in general, these waveforms are similar to some experimental
waveforms of IGBT during turn-off reported in the literature [93, 94].

Figure 7.15 shows voltage waveform across the switch in Figure 7.1 for different
values of downstream inductance, La, which is found by simulation. From this
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Figure 7.15: Overvoltage across I G B T (V) during turn-off transient for
different values of stray inductance
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figure it is clear that downstream inductances higher than 5 u H cause a high
transient voltage across the IGBT, which might destroy it.

It is possible to reduce the rate of fall of the collector current by increasing the
gate turn-off resistor, R^off), in the gate drive circuit, as described in IGBT gate
drive datasheet in Appendix D.3. This resistor may increase the gate emitter
voltage transient resulting the IGBT destruction. A slowly falling current also
causes excessive power losses during the turn-off transient in the IGBTs.
Therefore, it is usually better to reduce transient voltage within the power circuit
layout by changing the location of the APF or use seme sort of snubber and/or
clamping circuit. These methods are explained in the following subsections.

7.3.1 Location of the A P F
In this subsection, the possibility of overvoltage reduction by locating the A P F in
different locations of a three-phase system is investigated by simulation. Figure
7.16 shows the single line diagram of the system with two nonlinear loads.
Nonlinear load 1 is a 3 kW three-phase diode rectifier and nonlinear load 2

Nonlinear
load 2

Nonlinear
loadl

Figure 7.16: Single line diagram of a three-phase system with two loads
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represents three 500 W single phase diode rectifiers. The current detection of the
APF should be the source current as shown Figure 7.16.

Simulation of this circuit with different downstream inductances and the APF
locations (A, B and C) has been conducted. Source inductance, Ls, is 0.3 mH
representing the leakage inductance of a 100 kVA distribution transformer. DC
voltage set point is 330 V and switching frequency of the APF set to 7.5 kHz.
Power diodes and switches are assumed ideal.
Voltage in 'a' phase at different points of the circuit are shown in Table 7.2,
while the location of the APF and stray inductances has been changed. In these
simulations, the DC voltage has been detected from nonlinear load 1. These
results clearly show that the transient voltage during switch turn-off can be
reduced significantly by connecting the APF at one of the three-phase loads in
the circuit, compared to when it is connected to point A. The other point is that

Location of
the APF

Point A

Point B

Point C

Values of L„i and Max. voltage Max. voltage Max. voltage
at point A (V) at point B (V) at point C (V)
LC2
L o i=L o 2 =50uH

3063

330

331

L0i= 10Lo2= 50uH

816

330

331

10L c i=L o2 =50uH

886

330

329

U!=Lo2=50uH

331

330

332

Ui= 10LCT2= 50uH

331

330

331

101^1= L CT2 = 50uH

330

330

331

U I = L o2 = 50uH

331

330

335

Lal= 10Lc2= 50uH

331

330

333

10Loi= L o2 = 50uH

330

330

332

Table 7.2: Overvoltage in 'a' phase at different points of the circuit
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w h e n the A P F is located across nonlinear 2, which is smaller in rating in this
simulation, the DC side voltage of this load was slightly different from the
reference voltage, 330 V. Therefore it is recommended that the APF is located
close to the largest nonlinear load in the circuit.

7.3.2 Snubber and Clamp Circuit
Figure 7.17 shows a bidirectional switch and its turn-off snubber and clamp
circuit which is proposed and used by Neft et al [95]. A single clamp circuit,
which consists of a capacitor, can be used to prevent damaging all four switches
in the three-phase APF circuit. The capacitor used in the clamp circuit can be an
electrolytic capacitor for bulk storage in parallel with a polypropylene capacitor

for fast transient response. The voltage of the capacitor should be controlled to a
safe level, which can be just above the peak line-to-line voltage, by means of a
switch and a resistor across the capacitor. This may result in excessive power
loss, depending on downstream inductance and switching frequency, resulting in
further reduction of the efficiency of the APF circuit. The other method is to
recover part or all of the clamp energy by using this energy to power system

-N-

IGBT

4

\ Clamp circuit

5
M-»Snubber circuit

Figure 7.17: Bidirectional switch with snubber and clamp circuit
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auxiliaries, for example the heatsink's fan and power supplies which are needed
for the control circuits.

7.4 Voltage Distortion at the Load
In this section, problem of high frequency voltage distortion at the load after
using the proposed APF is explained. It has been shown by simulation and
experiment in the previous chapters that voltage waveform at the nonlinear load
is in the form of a PWM waveform. Figure 7.18 shows phase voltage and Figure

7.19 shows line-to-line voltage at the nonlinear load in a three-phase system afte
using the APF. The switching frequency for this simulation is 7.5 kHz and the
DC voltage set point is 330 V. Clearly these voltages contain high frequency
harmonics which are shown in Figure 7.20. THVD for the first fifty harmonic

400

T

200

-200-
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0.03

0.04

Time (Sec.)

Figure 7.18: Phase voltage at the ]oad
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0.03

Time (Sec.)

Figure 7.19: Line-to-line voltage at the load
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Load Voltage Harmonic Spectrum

10"
10
Frequency (HZ]

(a)
Figure 7.20: Harmonic spectrum of the phase and line-to-line voltages at the
load
components of the phase and line-to-line voltages s around 10.3% and 9.2%
respectively.

Most of the voltage harmonics generated by the A P F are limited to the secondary

side of the distribution transformer. Most harmonic standards, such as IEEE Std
519 [8], recommend voltage harmonic limits at the PCC (on the transformer

primary side), where this high frequency voltage distortion generated by the AP

is very low, as shown in experimental results in Chapters 3 and 6. Table 1.3 in
Chapter 1 shows the maximum THVD at the PCC and Table 7.3 shows the low

voltage classes of systems (480 V line-to-line) with the maximum notch data and

THVD allowed. In the latter table special systems include hospitals and airport
and dedicated systems include predominantly converter loads.

Notch Depth
THVD
Notch Area in
volt-usec

Special systems

General systems

Dedicated systems

10%
3%
16400

20%

50%

5%

10%
36500

22800

Table 7.3: Voltage notching limits (IEEE standard 519-1992 [8])
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From table 7.3 and the line-to-line voltage waveform (Figure 7.19), it can be

seen that the limits for the dedicated system are not exceeded. The notch depth i
limited to 50% and THVD to less than 10% and notch area for the switching
frequency of 7.5 kHz is limited to 290V*65us= 18850 V-us.

For many inductive and resistive load, these high frequency harmonics should not
cause any problem. The major effect on equipment with a bridge rectifier at the
front end, such as TV's, computers and variable speed drive, is an increased heat
dissipation in the power diodes due to the reverse recovery. Reverse Recovery
has been discussed in Section 7.2. However, this distorted voltage can cause
problems for some types of load which should be considered. A major concern is
for the capacitors which are connected across the supply, and are normally used
for power factor correction with induction motors and florescence lights. Due to
high dv/dt, these capacitors can draw high transient currents which may destroy
them. These capacitors can be removed from the circuit since power factor
correction can be achieved with the APF. The distorted voltage may also cause

some problems for motors with the major effects being increased rotor losses [8].
Voltage distortion also may cause an increase in iron losses in distribution
transformers. In general losses introduced by current harmonics are more serious
than voltage harmonics [96].

7.5 Summary and Conclusions
In this chapter some practical problems of the proposed APF have been
investigated. The first problem is that in the proposed APF circuit, the power
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diodes of the nonlinear load are forced to switch on and off with a switching
frequency which is much higher than the power frequency.

A simple equivalent circuit model of power diode for reverse recovery transient
has been developed and implemented in a SPECS simulator. A major feature of
this model is its simplicity and simulation speed compared to other proposed
subcircuit models. The power diode model has been verified by comparing
experimental and simulation results for power diodes used in the single phase
APF circuit.
The increased power loss in the diodes of the nonlinear load due to reverse
recovery has been investigated. An estimation of the losses in those power
diodes, due to the reverse recovery, has been used to predict the losses for
different switching frequencies. These losses have also been verified by
simulation results showing that the power losses increase proportionally to the
switching frequency of the APF. For instance, for the single phase APF which is
studied in Chapter 3, an increase of about 30% in the power losses of the bridge
rectifier has been estimated.
In the second part of this chapter, the transient overvoltage during switch turnoff, which is due to the presence of downstream inductance in the circuit, has

been investigated. It is predicted by simulation that a destructive voltage across
the APF switches may be present in a practical circuit. Two methods are
proposed as a solution for this problem.
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The first method is to placing the APF close to the thiee-phase nonlinear load. It
has been shown by simulation that this method is effective in reducing the

voltage transient across the switches and different parts of the circuit, especiall

when the APF is located across the largest nonlinear load. The second method for

reducing the transient overvoltage is to use one clamp- circuit for all switches in
the APF circuit. This method may be effective when the downstream inductance
is limited to a few microhenries. For higher inductance the power losses in the
clamp circuit may increase significantly.

Finally, the problem of voltage distortion at the load was explained. Although the
distorted voltage may fulfil IEEE-519 standard regarding the voltage notch limits
in dedicated systems, it however, could cause serious problems for some loads
which are sensitive to high rates of voltage change (dv/dt), such as power factor
correction capacitors.

CHAPTER 8
CONCLUSIONS
This thesis has described the development of a n e w single and three-phase A P F
which require less component than other proposed APFs.

The single-phase version of the proposed APF was implemented with only one
bidirectional switch connected across the AC line close to the nonlinear load. A

simple hysteresis current controller was used to force the source current to fol
the reference current, which is in phase with supply voltage, by tnrning the APF
switch on or off. A voltage control loop was also used to control the balance
between input AC and output DC power from the no:ilinear load by controlling
the amplitude of the reference current.

Simulation and experimental results from a 240 V, 500 W single-phase
laboratory prototype showed that the source current THD can be reduced from
around 80% to less than 5%. The transient performance of the APF was tested by
applying a sudden increase in the load current. The simulation and experimental

results showed that the controller responded very quicldy and the DC voltage and
the source current settled to their steady state values within a few cycles.

The proposed three-phase four wire APF was implemented by four bidirectional
switches connected in star at the AC terminals of the nonlinear load. A new

Chapter 8: Conclusions

142

three-dimensional vector switch control technique, which can be used for the

control of the proposed APF, was detailed. It was shown that at any time, only 1
switching vectors of the 25 vectors are available, being those closest to the

voltage vector. It was also shown that the source current vector can be controll

in any direction by choosing a combination of the 10 available switching vectors
This is providing that the DC voltage reference is set to a voltage higher than
maximum or peak AC voltage.

To prove the feasibility of the proposed APF scheme and the proposed threedimensional vector control methodology, simulation and experimental results for
a 2.5 kVA, 415 V prototype, were given. The desigi and selection of various
components of the active power filter were discussed. Results from balanced
nonlinear load revealed that the average THCD was reduced from around 70% to
less than 5%. The RMS value of neutral current was <dso reduced by a factor of
about 15. The results when an unbalanced nonlinear load was applied showed
that the proposed APF is able to correct unbalanced currents. The neutral RMS
current was reduced by a factor about 20 and the average THCD was improved
from 72% to 5.2%. In general these results show that the proposed three-phase
APF is effective in power systems containing a high degree of harmonic

distortion, where balanced source current with low hannonic contents, high input
power factor and low neutral current are desirable.
Some practical problems associated with the proposed single and three-phase
APF topologies were investigated. The effect of the APF switching on the power
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diodes at the front end of the nonlinear loads was investigated. A simple model o
a power diode for reverse recovery transients was developed and investigated by
simulation. An estimation of the losses in the power diodes due to the reverse
recovery was presented and used to predict the losses for different switching
frequencies. This was verified by simulation results and showed that the power
losses in power diodes increase depending to the switching frequency of the APF.
For instance, for the single phase APF which was studied in this thesis, an
increase of about 30% in the power losses of the bridge rectifier was predicted
because of the 7.5 kHz switching frequency.
Transient overvoltages during switch turn-off, which are due to the presence of
downstream inductance in the circuit, were investigated. It was predicted that a
destructive voltage across the APF switches can occur in a practical circuit. It
was also shown that this overvoltage can be reduced by locating the APF as close

as possible to the largest nonlinear load. The problem of voltage distortion at t
AC terminals of the load has been described. It was explained that although this

voltage distortion may fulfil IEEE-519 standard regarding the voltage notch limit
in dedicated systems, it will cause serious problems for some loads which are
sensitive to high voltage rate of change (dv/dt).

If the above mentioned practical problems can be overcome, the proposed APF
schemes will provide a cheap and compact alternative to correct highly polluted
power supply system in areas such as a commercial building installations.
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APPENDIXES
Appendix A: Circuit Diagrams
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Figure A. 1: Single phase A P F power circuit

• Voltage and current measurement circuits are shown in Figures A.3 and A.4
respectively.
Circuit component datasheets are given in Appendix D.

Appendixes

158
> >

>

11-

2 >
CIj

O

i^nlA
=3

U

5l

T3
ed
O
•J

.g
"c
o

Figure A.2: Three-phase four-wire A P F power circuit

Appendixes

hHlhk

Figure A 3 : D C and A C voltage measurement circuit

160

Appendixes
Q_

co o
Q Q

o <
>

>

H6li-

CM
CM

CM
CM

Q.

r-

Hi
>
mi

1f if
c

o
o

in

o
o
(D
U
~f
•D
CM

CO ^- IO

CO

CO
C
<0

c
0

O
>
in

>

>

o

Figure A.4: Current measurement circuit

1

161

Appendixes

o •_

>
IO
+
II

o
O

>

a.
o
o

a
J*

in

AAV

O
m

AAAr
0IO
+
II

+

>
o
II

EQ

p ^
IV-

o

V

Figure A.5: Connection of D S P digital I/O to base drives

Appendixes

162

Appendix B: S P E C S Simulation Circuit and
Micro-Controller Programs
B.1: Single-Phase A P F Simulation
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Figure B.1: Circuit diagram of the single-phase A P F in S P E C S simulator
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P R O G R A M for SPECS Unit-Controller, Single Phase APF
VAR
clock,clockpre,gi,di,kl: REAL;
vset,vdc,Ia,Iset,ki,van,k2,ks: REAL;
BEGTN
clockpre:=0;
gi:=0.027;
vset=330.0;
ki:=0.008294;
k2:=0.000000078;
REPEAT { main repeat}
clock:= vin[7];
van:= vin[0];
vdc:= vin[2];
Ia:=vin[l];
vout[l]:=Iset;
vout[2]:= ki;
vout[3]= di;
IF (clock + clockpre=0 ) THEN BEGIN
kl=vset-vdc;
IF ((kl*kl)<9) THEN vdc:= vset;
ELSE vdc:=vin[2];
vout[3]:=vdc;
ki=ki+gi*(vset-vdc)*k2;
Iset=van*ki;
di=Iset-Ia;
IF (di*di<0.0004) THEN ks:=0;
ELSE BEGDN
IF (lset>0.0) THEN IF (Ia<Iset) THEN ks:=l;
ELSE ks:=0;
IF (lset<0.0) THEN IF (Ia>Iset) THEN ks:=l;
ELSE ks:=0;
END;
vout[0]:=ks;
END;
clockpre:= clock;
UNTIL FALSE; { keep looping forever}
END. { end of program)
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B.2: Three-Phase A P F Simulation
Unit Controller
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P R O G R A M Listing for SPECS Unit-Controller, Three-Phase
APF
VAR
clock,clockpre,gi,k4 : R E A L ;
vbn,vcn,Ib,Ic,vload,Ix : R E A L ;
w,T,dt,van,vx,vy,Ia,fs : R E A L ;
kl,k2,k3,sx,sy,sz,ki : R E A L ;
Idx,Idy,Iy,Iz,L,Vset : R E A L ;
didx,didy,didz,smag,phe : R E A L ;
BEGIN
L:=0.03; {Inductance}
fs=7500;
k2:=sqrt(2)/sqrt(3);
k3:=l/sqrt(3);
Vset:=330;
gi:=0-l;
k4:=l.0/340;
phe:=0;
ki:=Vset*Vset/18476;
REPEAT {Main Repeat}
van:=vin[0];
vcn:=vin[l];
vx:=sqrt(1.5)*van;
vy:=-l *sqrt(2)*(van*0.5+vcn);
Vload:=(vin[6]+0.01);
if (Vload>(Vset-l)) THEN BEGIN
if (Vload<(Vset+l)) T H E N Vload:=Vset;
END;

ki:=ki+gi*(Vset-Vload)/l 8476;
Idx:=(vx*cos(phe>vy*sin(phe))*ki*k4;
Idy:=(vx*sin(phe)+vy*cos(phe))*ki*k4;
Ia:=vin[3];
Ib:=Vin[4];
Ic:=vin[5};
Ix:=k2*(Ia-(Ib+Ic)/2);
Iy:=(Ib-Ic)*sqrt(2)/2;
Iz:=(Ia+Ib+Ic)/sqrt(3);
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clock:=vin[7];
didx:=Idx-Ix;
didy:=Idy-Iy;

didx* fs)/Vset;
sy:=( y-L*didy*fs)A^set;
sz:=L*Iz*fsAfset;

SK:=(VK-L*
v

IF (clock+clockpre=0) THEN begin
kl:=0;
IF ((sx*sx+sy*sy+sz*sz)<l) THEN kl:=10;
ELSE IF (sz*sz<0.5) THEN BEGIN
IF (sy>0) THEN BEGIN
IF (sx>(k3*sy)) T H E N kl=2;
ELSE IF (sx<(-l*k3*sy)) T H E N kl=l;
ELSE K1=5;END;
ELSE BEGIN
IF (sx>(-l*k3*sy)) T H E N kl=l;
E L S E IF (sx<k3*sy) T H E N kl=2;
ELSEkl=5;END;
END;

ELSE BEGfN

IF (sx>0) THEN BEGDSf
IF (sy>k3*sx) THEN BEGIN
IF (sz<0) THEN kl=9;
ELSE IF ((Ib*Ia)>0) THEN kl=l;
ELSEkl=5;END;
ELSE IF (sy<(-l*k3*sx)) THEN BEGIN
IF (sz<0) THEN kl=7;
ELSE IF ((Ia*Ic)>0) THEN kl=2;
ELSEkl=l;END;

ELSE BEGIN
IF(sz>0)THENkl=4;
ELSE IF ((Ib*Ic)>0) THEN kl=5;
ELSE kl=2;END;
END;
ELSE IF (Sx<0) THEN BEGIN
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IF (sy>(-l*k3*sx)) T H E N BEGIN
IF(sz>0)THENkl=7;
ELSE IF ((Ia*Ic)>0) T H E N kl=2;
ELSEkl=l;END;
ELSE IF (sy<(k3*sx)) THEN BEGESI
IF (sz>0) T H E N kl=9;
ELSE IF ((Ib*Ia)>0) T H E N kl=l;
ELSE kl=5;END;

ELSE BEGDV
IF (sz<0) T H E N kl=4;
ELSE IF ((Ib*Ic)>0) T H E N kl=5;
ELSE kl=2;END;
END;
END;
END;END;
IF (kl=0) THEN BEGIN vout[3]:=0; vout[2]:=0; vout[l]:=0; vout[0]:=0;END;
ELSE IF (kl=l) T H E N BEGIN vout[3]:=0; vout[2:=0;vout[l]:=l;vout[0] =1;END
ELSE IF (kl=2) T H E N BEGIN vout[3]:=0; vout[2:=l;vout[l]:=0;vout[0] =1;END
ELSE IF (kl=3) T H E N BEGIN vout[3]:=0; vout[2:=l;vout[l]:=l;vout[0] =0;END
ELSE IF (kl=4) T H E N BEGIN vout[3]:=0; vout[2:=l;vout[l]:=l;vout[0] =1;END
ELSE IF (kl=5) T H E N BEGIN vout[3]:=l; vout[2:=0; vout[l]:=0; vout[0]=1;END
ELSE IF (kl=6) T H E N BEGIN vout[3]:=l; vout[2:=0;vout[l]:=l;vout[0] =0;END
ELSE IF (kl=7) T H E N BEGIN vout[3]:=l; vout[2:=0;vout[l]:=l;vout[0] =1;END
ELSE IF (kl=8) T H E N BEGIN vout[3]:=l; vout[2:=l;vout[l]:=0;vout[0]=0;END
ELSE IF (kl=9) T H E N BEGfN vout[3]:=l; vout[2:=l;vout[l]:=0;vout[0] =1;END
ELSE IF (kl=10) THEN BEGIN vout[3]:=l; vout[2]:=l; vout[l]:=l; vout[0]:=l;END;
END;

clockpre:= clock;
vout[4] =vx;
vout[5] =Ix;
vout[6] =iy;
vout[7] =vy;
UNTIL FALSE; { keep looping forever }
END. { end of program)
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Appendix C: DSP Control System Programs
Cl: Single-Phase APF DSP Control Program List
/*

*

D S P Control Program for Single Phase A P F Version 3 18/03/98 for Vph=240V

*/

#include "periph.h"
#include "stdich"
include "math.h"
int adcchannel,freq,cc, kk,fr,tp, now, usee;
int sampleO,samplel,sample2,Vset;
float la, Van, tt, ki, Iset, Vdc, di;
floatbuff[2000][4];
#defmekl 41/3276.6
#definek2 41/3276.6
#define k3 -1/3276.6
#defmek4 sqrt(3)/2
#defmek5 1/340
#defmek6 3.9/415
#define k7 1/12672000
#defineklx sqrt(2)/sqrt(3)
#defmekly sqrt(2)/2
#defmeklz l/sqrt(3)
#definekvx sqrt(1.5)
#defmekvy -sqrt(2)
#defme gi 0.027
main()

{
long outfile;
intij;
char temp[4];
M H Z =40;
freq= 100000; /*Maximum ADC sampling frequency*/
enable_clock();
enable_monitor();
enable_interrupts();
*DIO_CONFIG = 3; /* set for outputs */
*DIO=0;

*ADC0; *ADC1; *ADC2; *ADC3;
*DAC0 = 0;
*(TNT_MASK) = OxOf;
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timer(0, freq);
trigger(0,O); trigger(0,l); trigger(0,2); trigger(0,3);
set_j*ain(0,0);
set_gain(2,0);
set_gain(4,0);
set_mux(0,0);
set_mux(2,0);
set_mux(4,0);

printf("\n\nEnter time of execution(min.): ", tt);
scanf("%f', &tt);
printf("\n\nSampling Frequency(KHz)( 10-50): ", fr);
scanf("%d", &fr);
printf("\n\nDC Voltage reference value(280-340):", Vset);
scanf("%d", &Vset);
clrscr();
printf("\n\nDSP is running");
ki=Vset*Vset/12672000;
tp=1000/fr;
i=0;
fr=fr*1000;
cc=tt*60*fr;
kk=cc-2000;
now=uclock();
do{
usec=uclock();
if ((usec-now) >tp){
now=now+tp;
sample0= *ADC0; sample0= *ADC0;
samplel= *ADC1; samplel= *ADC1;
sample2= *ADC2; sample2= *ADC2;
la = (((sampleO « 16)» 16) * k3)+0.07;
Van= (((samplel « 1 6 ) » 16) * k2);
Vdc= ((sample2 « 1 6 ) » 16) * kl;
if(i>kk){
buff[i-kk][0]=Van;
buffli-kk][l]=la;
bufiti-kk][2]=Vdc;
buff[i-kk][31=ki;
}
if(VdO(Vset-2)){
if (Vdc<(Vset+2)) Vdc=Vset;
}
ki =ki+gi*(Vset-Vdc)*k7;
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Iset=Van*ki;
di=Iset-Ia;
if((di*di)<0.0004) * D I O 0 ;
else {
/*if((Ia*Ia)<(Iset*Iset)) *DIO=3;
else*DIO=0; */
if(lset>0){
if (Ia<(Iset)) *DIO=3;
else *DIO=0;
}
if(lset<0){
if (Ia>(Iset)) *DI0=3;
else * D I O 0 ;
}
}
i++;
}
} while(i<cc);
*DIO=0;
clrscrQ;
printf("\n\nDo you want to try again(Y/n)?");
} while (toupper(getchar()) != TST');
clrscr();
printf("\nWait tofinishsaving data");

if ((outfile = fopen(".\\data.bin", "wb")) =

0)

{
printf("\nOutputfileopen error - Program terminating!");
monitor();
}
for(i=l;i<2000;i++){
for0=0;j<4;j++){
temp[0] = to_ieee((float)bufiTi]0]);
fwrite(temp, 4, 1, outfile);
}
}
fclose(outfile);
monitor();
}

/* End of program*/
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C.2: Three-Phase A P F D S P Control Program List
/*

*
*

Vector Control Program Version 3 30/1/98 for Vph=240V
Test with 8 channels D S P board

*/

#include "periph.h"
#include "stdio.h"
#include "math.h"
int adcchannel,freq,sw, Clock, Clockpre, cc, kk,fr,tp, now, usee;
intsample0,samplel,sample2,sample3,sample4,sample5,sample6,sample7,Vset;
float la, lb, Ic, In, Idx, Idy, Idz, Ix, Iy, Iz, Van, Vcn, Vdc, tt;
float sx, sy, sz, L, Vx, Vy, didx, didy, didz,ki,k5,ks,k8;
float buflT1000][14];
#define L 0.03
#definekl 40.66/3276.6
#definek2 41.63/3276.6
#definek3 -1/3276.6
#definek4 sqrt(3)/2
#definek6 1/415
#definek7 1/18476
#defineklx sqrt(2)/sqrt(3)
#definekly sqrt(2)/2
#defineklz l/sqrt(3)
#definekvx
sqrt(1.5)
#define kvy
-sqrt(2)
#definegi
0.1
main()

{
long outfile;
inti,j;
char temp[4];
M H Z =40;
freq=l00000;
enable_clock();
enable_monitor();
enable_interrupts();
*DIO_CONFIG = 3; /* set for outputs */
*DIO=0;
*ADC0; *ADC1; *ADC2; *ADC3;

*DAC0 = 0;
*(INT_MASK) = OxOf;
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timer(0, freq);
trigger(0,0); trigger(0,l); trigger(0,2); trigger(0,3);
set_gain(0,0);
set_gain(l,0);
set_gain(2,0);
set_gain(3,0);
set_mux(0,0);
set_mux(l,0);
set_mux(2,0);
set_mux(3,0);

printf("\n\nEnter time of execution(min.):", tt);
scanf("%f', &tt);
printf("\n\nSwitching Frequency(KHz):", fr);
scanf("%d", &fr);
printf("\n\nDC Voltage reference value(280-310):", Vset);
scanf("%d", &Vset);
Vset=Vset-25;
clrscr();
printf("\n\nDSP is running");
ki=Vset*Vset/l 84400;
tp=1000/fr;
i=0;
k5=(1.0/Vset);
/*Vset=Vset*sqrt(3)/2;*/
fr=fr*1000;
cc=tt*60*fr;
kk=cc-1000;
ks=fr*k5*L;
k8=gi*k7*k6;
now=uclock();
do{
usec=uclock();
if ((usec-now) >tp){
now=now+tp;
sample0= *ADC0; sample0= *ADC0;
samplel= *ADC1; samplel= *ADC1;
sample2= *ADC2; sample2= *ADC2;
Ia = ((sampleO « 16) » 16) * k3;
lb = ((samplel « 16) » 16) * k3;
Ic = ((sample2 « 16)» 16) * k3;
Vdc=(sampleO » 16)*kl;
Van=(samplel » 16)*k2;
Vcn=(sample2 » 16)*k2;
if(i>kk){
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buflTi-kk][0]=Van;
buff[i-kk][l]=Vcn;
buff[i-kk][2]=Ia;
buff[i-kk][3]=Ib;
buflTi-kk][4]=Ic;
buft!i-kk][5]=Vdc;
}

In = Ia + lb + Ic;
Ix=(Ia-(Ib + Ic)*0.5)*kIx;
Iy= (lb - Ic) * kly;
Iz=ln*klz;
if(VdO(Vset-2)){
if (Vdc<(Vset+2)) Vdc=Vset;
}
ki =ki+(Vset-Vdc)*k8;
Vx = Van * kvx;
V y = (Van * 0.5 + Vcn ) * kvy;
Idx = Vx* ki;
Idy = V y * ki;
didx = Idx - Ix;
didy = Idy - Iy;
sx = Vx * k5 - didx * ks;
sy = V y * k5 - didy * ks;
sz = Iz * ks;
if ((sx*sx+sy*sy+sz*sz)<2) sw=63;
else {
if (sz*sz<0.3) {
if(sy>0){
if(sx>(klz*sy))sw=9;
else if (sx<(-l*klz * sy)) sw=53;
else sw=3;
}
else{
if (sx>(-l*klz * sy)) sw=53;
else if (sx<(klz * sy)) sw=9;
else sw=3;
}
}
else {
if (sx>0) {
if (sy>klz*sx) {
if(sz<0)sw=31;

174

Appendixes
elseif(sz<l) sw=30;
elseif((Ia*Ib)>0)sw=53;
else sw=3;

}
else if (sy<(-l*klz * sx)){
if(sz<0)sw=55;
elseif(sz<l) sw=54;
else if ((la * lc)>0) sw=9;
else sw=53;

}
else{
if(sz>0)sw=61;
else if (sz>-1) sw=60;
elseif((Ic*Ib)>0)sw=3;
else sw=9;
}
}
else{
if(sy>(-l*klz*sx)){
if(sz>0)sw=55;
else if (sz>-l) sw=54;
else if ((la * lc)>0) sw=9;
else sw=53;
}
else if (sy<klz*sx) {
if(sz>0)sw=31;
else if (sz>-l) sw=30;
else if ((la * lb)>0) sw=53;
else sw=3;
}
else{
if(sz<0)sw=61;
else if (sz<l) sw=60;
elseif((Ic*Ib)>0)sw=3;
else sw=9;

}
}
*DIO=sw;
i++;
}
} while(i<cc);
*DIO=0;
clrscr();
printf("\n\nDo you want to try again(Y/n)?");
} while (toupper(getchar()) != *N');
clrscr();
printf("\nWait to finish saving data");

if ( (outfile = fopen(".\\data.bin", "wb")) = 0)

Appendixes
{
printf("\nOutputfileopen error - Program terminating!");
monitor();
}
for(i=l;i<1000;i++){
forG=0;j<6;j++){
temp[0] = to_ieee((float)buflTi][j]);
fwrite(temp, 4,1, outfile);
}
}
fclose(outfile);
monitor();
}
/* End of program */
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Appendix D: Component Datasheets
D.l: ADC64 DSP Board
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~'r " Sixty-Four Channel A / D Board with 32-Bit, Floating point D S P with PCI Bus Interface
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ADC64
Specifications
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Settling T l m i

10 u S (no ffltemg) O
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D.2: SKB-123-D IGBT

5EMIKRDN
Absolute M a x i m u m Ratings
Symbol
VCES
VCGR

Values

Conditions '
R G E = 20 kfl

Ic

Tease = 25/80 °C
TOM. = 25/80 °C; tp = 1 ms

•CM
VGES

TJ,(T«B)

v„
humidity
climate

AC, 1 min.
DIN 40 040
DIN IEC 68 T.1

Units

1200
1200
50/40
100/80

V
V
A
A
V
W
°C
V

±20
310

per IGBT, Tease = 25 °C

Pw

... 123 D

-40...+150 (125)
2500
Class F
55/150/56

SEMITRANS® M
IGBT Modules
SKM 50 GB 123 D
SKM50GAL123D

Diodes
IF=-IC
IFM=-ICM
IFSM

ft

A
A

50/40
100/80

Tease = 25/80 °C
Tcase = 25/80 °C;tp = 1 ms
tp = 10 ms; sin.; Tj = 150 'C
tp = 10ms;Ti=150°C

550

SEMITRANS 2

A2s

1500

Characteristics
Symbol

Conditions1)

V(BR)CES
VGEBh)
ICES

V G E = 0 , IC = 1 m A
VGE = VCE, Ic = 2 m A
VGE = 0
| T J = 25 °C
V C E = VCES JTj = 125 °C
V G E = 20 V, V C E = 0
lc = 40A{ VGE = 1 5 V ;
1

IGES
VcEsat
VcEsat

min.
4,5

VCE = 2 0 V , lC = 40A

CcHC

per IGBT
1 VGE = 0
\ VCE = 2 5 V
> f = 1 MHz

Cies
Coes

max.

Units

5,5

6,5
1

V
V
mA
mA
nA
V
V
S
pF
PF
pF
pF
nH
ns
ns
ns
ns

0.3
3

200

-

2,5(3,1) 3(3,7)
2,7(3,5)
-

lc = 50AlTj = 25(125)oCJ

9b

typ.

> VCES

30

350

3300

4000

500
220

600
300
30
-

-

-

LCE

70
60
400
45
7
4,5

1 Vcc=600V

tcKon)

VQE = + 1 5 V / - 1 5 V 3 )

t,

. Ic = 40 A ind. load
RGon=RGofl = 2 2 Q
Tj=125°C

tcKoff)

tl
Eon 5 '
Eof.51

mVVs

mWs

8

Diodes '
VF = VEC
VF = VEC
VTO

IF = 4 0 A { VGE = 0 V ;
I
IF = 5 0 A I Tj = 25(125)°Cj

Or

Tj = 125°C
Tj = 125°C
IF = 40 A; Tj =25 (125) XT'
IF = 40 A; Tj = 25 (125) °C2)

VF = V K
VF = VEC
VTO

IF = 5 0 A / V Q E = 0 V ;
1
IF = 7 5 A I T J = 2 5 ( 1 2 5 ) ° C J
TJ = 125 *C

rr

Tj=125°C
IF = 50 A; Tj = 25 (125) "C2'
IF = 50 A; Tj = 25 (125) "C 2 '

rr
IRRM

IRRM

Orr

Thermal Characteristics
per IGBT
Rthje
per diode
Rti*
per module
Rthch

©by SEMIKRON

2,2
1,2
22
-

V
V
V
mil
A
uC

-

_
—
-

V
V
V
mfi
A
uC

-

0,4
0,7

°C/W
°C/W
"C/W

-

1,85(1,6)
2,0(1,8)

-

_

23(35)
2,3(7)
_

-

—

-

—

0996

0,05

GB

GAL

Features
• M O S input (voltage controlled)
• N channel, Homogeneous Si
• Low inductance case
• Very low tail current with low
temperature dependence
• High short circuit capability,
self limiting to 6 * \cnom

• Latch-up free
• Fast & soft inverse CAL
diodes8'
• Isolated capper baseplate
using D C 3 Direct Copper Bonding Technology
• Large clearance (10 m m ) and
creepage distances (20 m m ) .
Typical Applications: -> B 6 - 21
« Three phase inverter drives
• Switching (not for linear use)
1)
Tease = 25 °C, unless otherwise
specified
2)

IF = - I C , V R = 6 0 0 V ,

- diF/dt = 800 A/us, V G E = 0 V
3
> UseVGEotf = -5...-15V
5)
Seefig.2 + 3;RGoff = 2 7 n
8)
CAL = Controlled Axial Lifetime
Technology.
Case and mach. data -.B6-22
SEMITRANS 2

B6-17
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Fia 2 3 T y p C A L dtode peak reverse recovery currant
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ta-ffclrdt)
Typical Applications
Include
Switched m o d e power supples
D C seivo and robot drives
Inverters
D C choppers
A C motor speed control
Inductive hasting
U P S Unirrterruptsbte power supplies
General power swSchtog eppfcattons
Electronic (also portable) welders
Pulse frequencies also above 15 khz

AAJS

Fig. 24 Typ. C A L dtode recovery charge
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SKM 50 GB 123 D
SEMITRANS2
CaseD6l
UL Recognized
Fie no. E 63 532
SKM 50 GB 123 D

CASED&1

-Pi

~E2 7

2 ^?J
1

o2[ W 'o2i—A J-© 3

BTt___-^gt
G14

Dimensions in m m
S K M 60 G A L 123 D
Case D 62 (-• D 61)

-• 6
•«

6)

C2
A1

E2

7

E2

K1

Case outline and circuit diagrams

JcalData
Symbol
Mi
M>
8
W

B6-22

to heatsink, 81 Units
to heatsink, U S Units
for terminals. SI Units
for terminate U S Units

min.
(M6) 3
27
(MS) 2JB
22

Units
Value*
typ. max.
Nm
5
b.in.
44
Nm
5
fb.in.
44
5X9,81 m/s*
250 .. ,9

0796

Thtete an electrostatic
•enstttv* devte* (ESDS).
C C 747-1, Chapter DC
Bght devices are supplied In one
SEMIBOX A without mounting hardwars, which can be ordered separately under Went No. 33321100
(for 10 SEMITRANS 2)
Larger packaging units ol 20 or 42
pieces are used If suitable
Accessories -»pageB6-4.
SEMIBOX
-+pageC-1.
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D.3: Semikron KHI10 Gate Driver

SEMIKRON
»•—^M^—————————•——

Absoltr te M a x i m u m Ratings (T*=2trc)
Symbol

Term

Vs

Supply voltage primary

VlH

Input signal voltage (HIGH)

Valu««

Unit

16

V

for 15V Input level

Vs

for 6 V input level

Vs

V
V

Rw

Input resistance

10.0

louW««

Output peak current

±8

loVUv

Output average current

±100

VCE

ColJecior-«nuttor voltage sense

1KJ0

mA
V

dv/dt

Rate of rise and fall of voltage

7S

kV/ps

4000

SEJVUDRIVER® .
High Power IGBT Driver
5KHI10
Preliminary Data

kn
.A

(secondary to primary tide)
VUii©

(Mistier, (cot vollog« I M / O U T (.n.in)

Top

Operating temperature

-2S... +85

V'C

Tstg

Storage temperature

-25... *8S

" *c

Electrical Characteristics rr^25*c)
Symbol
Vs

Term

Is

Supply current (max.)

ISO

Supply current primary aide (no load)

V.T*

Vrr-

Supply voltage primary

t

Values

min typ max Unit
14.4 15,0 15.6 V
0.5"
A

mA

160

Input threshold voltage (HIGH) min.
for 1 5 V input level

10,0

11,0

for 5 V Input level

1.7

1,9 2.1

for 1 5 V input level

3.S

4.0 4.4

for 5 V input level

0.50

V
V

11.8

Input threshold voltage ( L O W ) max.

0,65

0,00

V
V
V
V

Vccon)

T u m - o n output gate voltage

•15

VG(off)

Turn-off output gate voltage

•a

f

M a x i m u m operating frequency

td(on>o

Input-output tum-on propagation time

1.0*

td(on>o

Input-output turn-off propagation time

LO''

td(err)

Error input-output propagation time

1.0"

VCGstat

Reference voltage for V C E

5.2

ps
ps
us
V

*2*>

Q

22 4>

a

seeftg.15

5

monitoring '
RON

Internal gate resistor for O N signal

ROFF

Internal gate resistor for O F F signal

Cps

Primary to secondary capacitance

1) OliS Current valyo it a function of the m a x i m u m output load Condition
i) «ee alvy Tig. 10
9) (his value does no* oerwdor ldon of rGBT mnd tmip adjusted by R ~ £ and C C E .
<) matched to be used witfi ICBTs s 10QA, (or bl$e«r currents, m Tsble2
5) with ftCE=18Kfi. CCE=330pPj see Fig. 6

9

PF

laUeFij 13

Features
Single driver circuit (or high
power IGBTs
Drives all S E M I K R O N
IGBTs with V C E up to 1600V
CMOS/TTL(HCMOS)
compatible Input buffers
Short circuit protection by
V C E monitoring
Soft short circuit tum-off
Isolation due to transformers
(no opto Couplers)
Supply
under
voltage
monitoring (<13V)
Enor memory /output signal
internal Isolated
power
suppV ( W W or H I G H toglo)
Typical Applications
High frequency 8 M P S
Braking choppers
Assymmetrica! bridges
High power U P S
D C bus voltage* up to
1200V
Single high power switches
or paralleled IGBTs (up to
400A/1600V®2DkHz)
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Block diagram SKHI10
[ISOLATION
INPUT
BUFFER

2 (J™—LEVEL
SELECTOR
15V J J| 5V

11

1

4

J3_I ERROR
MEMORY

9 •
v-L.
3<V
jCRROR >-

:CCE;

SOFT
TURN-OFF

RgoiT!
SC !

Vs

Vs

u

Vs

JOV

Vs
MONITOR

|DC/DC
CONVERTER
•16V OUTPUT
n i l BUFFER

10.11?—
J 4

RCE
8

,jfiESgr F

8.8 ,

VCE
:•
MONITORING i
9 ^-L_
V^j,
i e

H I L D

, ".? . 5 . .

P.(itn.QrysJ<}Q,...

Rflon

Con
*

Goff.

Rgoff
*-1Q

IRgoff
I $8QQRdary..ife!*.

Rg.1 The numbers refer to the description on page 4. section B.

J_M
CCE

O

o
Output
Connector

14 13
input
Connector
2?J4 SHIELD

66

Rgoff-SC
ERROR logic

J3

4.5

4x3,5

4

Input Level
J1

)

O

4.5
Input connector = 14 pinfl*tcabie according io DIN-41651
Output connector « M O U E X 41791 Series (mates wrth 416&S crimp tsrrnlnsl housing end crimp terminals 7250)

r-ig.2 Dimensions (in mm) and connections of the SKHI10
© by S E M I K R O N
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D.4: Semikron SKB15/12 Single-Phase Bridge Rectifier

5EMIKRDN
VRSM
VRRM

VvRMS

V
V
200
60
400
125
800
250
1200 380
1400 440
1600 500
V(BH) V V R M S
min
V
1300 500

1 5 A (Tease = 117 °C)
Rmin

Types
S K B B 80/70-4
SKB B 250/220-4
SKB B 500/445-4

0,5
1
2

IRD

Tv,=

ft
PRSM
VF

V(TO)

25 °C; V R D = V R R M

V R D = V(BR)min
Tvj = 150 ° C ; V R D = V R R M

trr
fG

Tvj = 25 °C

Rthjc

total
total
isolated1'
chassis2'
P5A/100

Rthch
Rtfija

a.c. 50...60 H 2 ; r.m.s.; 1 s /1 min

W

Fu
Mi

to heatsink

M2

to terminals

w
Case

0,15
0,3
0,5
0,75
0,9
1

SKB B../..-4
SKBa B.J..-A

SKB 15

SI units
U S units
SI units
U S units

Units

SKBa.. -41
5
5
_
4
4
180
150
160
110

5
11
17
4
9
14
370
320
680
500
—
2,2

3000
2,65

0,8
24
0,1
10
0,6

0,85

12
0,3
5

_
13
-

Tvj

PR = 1

a

2

typ. 10
2000

Tsta

V«d
RC

15/02 A2
15AM A2
15/08 A2
15/12 A2
15/14 A2
15/16 A2

SKB..-4 I SKB 15

rr

IFSM

SKB
SKB
SKB
SKB
SKB
SKB

Rmin

Avalanche Type
SKBa B 500/445-4

Tamb = 45°C;isolatedli
chassis2'
P5A/100
Tamb = 450C;isolated1'
chassis2'
P5A/100
Tvj= 25 °C, 10 m s
T«j = 150 o C, 10 m s
Tvj= 25°C,8,3...10ms
Tvj = 150°C,8,3...10ms
tp = 10 /is; avalanche type
Tvj= 25°C;I F = 80 A
IF = 1 5 0 A
Tvj=150°C
Tvj = 150°C

IDCL

Types

a

Symbol Conditions
ID

Power Bridge Rectifiers

ID

5 A (Tamb = 45 °C)

1
0,3
12
4,3
2,7

-40...+150
-55...+150
—
3000/2500
20 ... 50 20 ... 50

10
100
20
6
1,5 ± 1 5 %
13 ± 1 5 %
1 ± 15 %
9±15%
60
65
G8
G9

A
A
A
A
A
A
A
A
A2s
A*S
W
V
V
V
mQ
mA
HA
mA
US
Hz
°C/W
°C/W
Q
C/W
°C/W
°C/W

»C
°C
V-

a

nF
A
Nm
lb. in.

Nm
lb. in.

9

2X 2S
S 2i

Features
• Square plastic case with screw
terminals
• Blocking voltage to 1600 V
• S K B 15 with metal baseplate for
improved heat transfer
• S K B a with avalanche
characteristics
Typical Applications
• Internal power supplies for
electronic equipment
• Electronic control equipment
• D C motors
• Field rectifiers for D C motors
• Battery charger rectifiers
• Avalanche type for inductive
loads:
Solenoids,
Motor brakes

P Freely suspended or mounted on an insulator
' Mounted on a painted metal sheet of min. 250 x 250 x 1 m m
©by SEMIKRON
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1 1 1 I 1 1[
• 1 K B •../..-«-

c
R

•0-

20 w , so
100
«o«c
Fig. 1 Rated output current vs. ambient temperature

A
o io' 1
2
s
«
Fig. 2 Power dissipation vs. output current

5

r1O0

•130

•c
L1S0

no

o ^ a
Fig.3 Power dissipation vs. output current and case temperature
too
100

-4

mUk.

iso

IIS../•.-*::

U
3to
R

c\
M

»
0,01
0»fc

2

3 4 S

K)1

2

S 4 6 » M>

Fig.6a Rated overtosd current vs. time
B11 - 1 6

2 lr> 3

4 6

IO1

2

3 4 S

0* A

2

Fig.6b Rated overload currant vs. time
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SEMIKRON
IO 4

11

w

SM Ba B50O/44S-4:

T ITT

T

IT IT

T ITT1

/
/
/

1 IIl 1l 1l l1 l 1

j r

• mm.mi.

r

10*

j

.. 1//

M*

/
/

w<
j

•

tj
/ 3

w»
'—M

J

r

sHnor* t

«r J
KH
IO-»
KT* » W
Fig.7 Rated reverse power dissipation vs. time
30

0 *r

M

z 2-T
y

W

V U

Rg.9a Forward characteristics of s single diode

11

A

l

Hnlb
I

zl
/
/
\

1

i IS"

f

Jf ISI
1
/
f
1111
1as*/ ' to II II
v ts
J

•

4

J>

Flg.9b Fonvard characteristics of a single dtode
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D.5: Semikron SKD25/12 Three-Phase Bridge Rectifier

SEMIKRON
17A = (75°C)

20 A (73 °C)
Rmin

Types

V
100
200
400
600
800
1200
1400
1600

25/01
25/02
25/04
25/06
25/08
25/12
25/14
25/16

IT

T,j =

-

0,15

SKD25V02
S K D 25/04

0,3
0,5
0,7
1
1,2
1.5

25°C;IF =150 A

trr
fG
R*ic

Tvj= 25»C

T«
V M

ax. 50...60 Hz; r.m.s.; 1 s/1 min

RC

PR = 1 W

Fu
w
Case

1>
2)

SKD 25/08
SKD 25/12
SKD 25/14
SKD 25/16

SI units
U S units

0,15

0,3
0,7
1
1,2
1,5

SKB 25

SKD 25

Units

3,5
10
14
17
3
9.5
12
14

3,5
12
15
20
3,5
12
15
20

A
A
A
A
A
A
A
A
A

370
320
680
500
2,2
12
0,3
5

15
4,7
3,6

Tvj

to heatsink

-

typ. 10
2000
2
|
1,75
0,15

total
total
isolated1'
chassis^
R4A/120
P1A/120

SKB 25
S K D 25

—

0,85

T»j= 2 5 ° C ; V R D = V R R M
TVJ = 1 5 0 ° C ; V R D = V R R M

Mi

a

0,1

T^=150°C
T„j = 150°C

IRD

Rfccfi
Rmja

Rmin

Types

a

SKB
SKB
SKB
SKB
SKB
SKB
SKB
SKB

Symbol Conditions
Tamb = 45°C; isolated1'
ID
chassis2'
R4A/120
P1 A/120
Tami, = 45 0 C; isolated1'
IDCL
chassis2'
R4A/120
P1A/120
T,j = 25 °C, 10 ms
IFSM
Tvj = 150 °C, 10 ms
T»j= 25 °C, 8.3...10 ms
ft
T»j=150oC,8,3...10ms
VF
V(TO)

Power Bridge Rectifiers

ID (Teas» = ...)

VRSM
VRRM

2,75
- 40...+ 150
- 55...+ 150
3000/2500

50
0,1
20
2± 1 5 %
18± 1 5 %
24 j 26
G10 | G11

A

1121

-Jt2l2l
A 2\ 11
—

m

'• i—o-

SKD

A2s

A2s
V
V

ma
mA
mA
lis

Hz
°C/W
°C/W
"C/VV
"C/W
°C/W
°C/W

°C
°C
V-

a

HP
A
Nm
lb. in.

9

Features
• Square plastic case with
isolated metal base plate and
fast-on connectors
• Blocking voltage to 1600 V
• High surge currents
• S K B = single phase bridge
rectifier
S K D = three phase bridge
rectifier
• Easy chassis mounting
• U L recognized, file no. E 63 532
Typical Applications
• Single and three phase
rectifiers for power supplies
• Input rectifiers for variable
frequency drives
• Rectifiers for D C motor field
supplies
• Battery charger rectifiers

Freely suspended or mounted on an insulator
Mounted on a painted metal sheet of min. 250 x 250 x 1 m m

© b y SEMIKRON
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1,56'C/W
^7,,C/W
13°C/W
ID

*

»

IS

20

A

0

Tomb

Rg.3a Power dissipation vs. output current and case temperature
801 | l 1 1 1 1 1 1 1 1 | ~ 1 1 1 1 1 1 1 1 1 1 1 1 K — r - n

\

w

f

40

NV

/

^N

^'-

30

1

50
'COM

T/ s si-vj

SKD ZS -

so

0

±m

.

^

P

|N

"-i
4^.

20

-j^

•

"-6^

•

•

10

-**

^ _ j£
°0

*

In

PI/120 0,75 "C/W
P5/100 1.56°C/W
a7»C/W
M
13'C/W
I

130

—15 —

15

10

20

A

0

°c/w
|
Tomb

11»

60

"C

ISO

Fig.3b Power daslpetron vs. output current and case temperature
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1 11
M *5/KJ0—
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HtP 2 S =

60
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Fig 6a Rated overload current vs. time
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Fig.S b Rstsdovertoad current vs. time
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SEMIKRON
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Rg.9 Forward characteristics of a single diode

© b y SEMIKRON

Appendixes

193

D.6: A D 2 0 2 J Y Isolation Amplifier

•

Low Cost, Miniature
Isolation Amplifiers
AD202/AD204

ANALOG
DEVICES

FEATURES
Small Size: 4 Channels/Inch
Low Power: 35 m W (AD204)
High Accuracy: ±0.025% m a x Nonlinearity (K Grade]
High C M R : 130 dB (Gain = 100 V/V)
Wide Bandwidth: 5 kHz Full-Power (A0204)
High C M V Isolation: ±2000 V pk Continuous (K Grade)
(Signal and Power)
Isolated Power Outputs
Uncommitted Input Amplifier
APPLICATIONS
Multichannel Data Acquisition
Current Shunt Measurements
Motor Controls
Process Signal Isolation
High Voltage Instrumentation Amplifier
GENERAL DESCRIPTION
The AD202 and A D 2 0 4 are general purpose, two-port, transformer-coupled isolation amplifiers that may be used in a broad
range of applications where input signals must be measured,
processed and/or transmitted without a galvanic connection.
These industry standard isolation amplifiers offer a complete
isolation function, with both signal and power isolation provided
for in a single compact plastic SIP or DIP style package. The
primary distinction between the A D 2 0 2 and the A D 2 0 4 is that
the AD202 is powered directly from a +15 V dc supply while
the AD204 is powered by an externally supplied clock, such as
the recommended A D 2 4 6 Clock Driver.
The AD202 and A D 2 0 4 provide total galvanic isolation between
the input and output stages of the isolation amplifier through
the use of internal transformer-coupling. The functionally complete A D 2 0 2 and A D 2 0 4 eliminate the need for an external,
user-supplied dc/dc converter. This permits the designer to
minimize the necessary circuit overhead and consequently reduce the overall design and component costs.
The design of the A D 2 0 2 and A D 2 0 4 emphasizes maximum
flexibility and ease of use, including the availability of an uncommitted op a m p on the input stage. They feature a bipolar
±5 V output range, an adjustable gain range of from 1 to 100 V/V,
±0.025% m a x nonlinearity (K grade), 130 d B of C M R and the
A D 2 0 4 consumes a low 35 m W of power.
PRODUCT HIGHLIGHTS
The A D 2 0 2 and A D 2 0 4 are full-featured isolators offering
numerous benefits to the user:
Small Size: T h e A D 2 0 2 and A D 2 0 4 are available in SIP and
DIP form packages. T h e SIP package is just 0.25" wide, giving
the user a channel density of four channels per inch. T h e
isolation barrier is positioned to maximize input to output spacREV. B
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Device.for its
use, nor for any infringements of patents or other righto of th rdI part.es
which may result from its use. No license is granted by implicat.on or
otherwise under any patent or patent rights of Analog Devices.

FUNCTIONAL BLOCK DIAGRAM
AD202

t)

f ^

•7.5V

•VBO OUT (•
-VBO OUT (s

-7.5V

u

I

SIGNAL

1 -

RECT4
FILTER

ing. For applications requiring a low profile, the D I P package
provides a height of just 0.350".
High Accuracy: With a m a x i m u m nonlinearity of ± 0 . 0 2 5 %
for the A D 2 0 2 K / A D 2 0 4 K (±0.05% for the AD202J/AD204J)
and low drift over temperature, the A D 2 0 2 and A D 2 0 4 provide
high isolation without loss of signal integrity.
L o w P o w e r : Power consumption of 35 m W (AD204) and
75 m W (AD202) over the full signal range makes these isolators
ideal for use in applications with large channel counts or tight
power budgets.
W i d e Bandwidth: T h e AD204's full-power bandwidth of
5 k H z makes it useful for wideband signals. It is also effective in
applications like control loops, where limited bandwidth could
result in instability.
Excellent C o m m o n - M o d e Performance: T h e A D 2 0 2 K /
A D 2 0 4 K provide ±2000 V pk continuous c o m m o n - m o d e isolation, while the AD202J/AD204J provide ± 1000 V pk continuous
c o m m o n - m o d e isolation. All models have a total c o m m o n - m o d e
input capacitance of less than 5 p F inclusive of power isolation.
This results in C M R ranging from 130 d B at a gain of 100 d B to
104 d B (minimum at unity gain) and very low leakage current
(2 uA m a x i m u m ) .
Flexible Input: A n uncommitted op a m p is provided at the
input of all models. This provides buffering and gain as required,
and facilitates many alternative input functions including filtering, summing, high-voltage ranges, and current (transimpedance) input.
Isolated Power: T h e A D 2 0 4 can supply isolated power of
±7.5 V at 2 m A . This is sufficient to operate a low-drift input
preamp, provide excitation to a semiconductor strain gage, or to
power any of a wide range of user-supplied ancillary circuits.
The A D 2 0 2 can supply ±7.5 V at 0.4 m A which is sufficient to
operate adjustment networks or low-power references and op
amps, or to provide an open-input alarm.

© Analog Devices, Inc., 1994

One Technology Way, P.O. Box 9106, Norwood. MA 02062-9106. U.S.A.
Tel: 617/329-4700
Fax: 617/326-8703
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nui.vunuL\3tr-or t.u inu H l

IUIlO(typical @ + 25°C & Vs = +15 V unless otherwise noted)

Model

AD204J
AD204K
GAIN
Range
*
1 V/V-100 V/V
Error
*
±0.5% typ (±4% max)
vs. Temperature
±20 ppm/°C typ (±45 ppm/°C max) *
vs. Time
±50 ppm/1000 Hours
*
vs. Supply Voltage
±0.0I%/V
±0.01%/V
1
Nonlinearity (G = 1 V/V)
±0.05% max
±0.025% max
Nonlinearity vs. Isolated Supply Load
±0.0015%/mA
*
INPUT V O L T A G E RATINGS
Input Voltage Range
*
±5V
Max Isolation Voltage (Input to Output)
AC, 60 Hz, Continuous
750 V rms
1500 V rms
Continuous (AC and D C )
± 1000 V Peak
±2000 V Peak
Isolation-Mode Rejection Ratio (IMRR) @ 60 Hz
Rs S 100 Q (HI & L O Inputs) G = 1 V/V
UOdB
110 dB
G = 100 V/V
130 dB
*
Rs S1 kfl (Input HI, LO, or Both) G = 1 V/V
104 dB min
104 dB min
U O d B min
G = 100 V/V
*
Leakage Current Input to Output @ (240 V rms, 60 H z 2 uA rms max
*
INPUT IMPEDANCE
Differential (G = I V/V)
*
10" a
C o m m o n Mode
*
2 Gfl||4.5 pF
INPUT BIAS C U R R E N T
Initial, @ +25°C
*
±30 pA
vs. Temperature (0°C to +70°C)
±10nA
«
INPUT D I F F E R E N C E C U R R E N T
Initial, @ +25°C
*
±5pA
vs. Temperature (0°C to +70°C)
±2nA
*
INPUT NOISE
Voltage, 0.1 H z to 100 Hz
*
4uVp-p
f>200Hz
50 nV/VRz
*
F R E Q U E N C Y RESPONSE
Bandwidth (V0 <, 10 V p-p, G = 1 V-50 V/V)
5kHz
5 kHz
Settling Time, to ± 10 m V (10 V Step)
1 ms
*
O F F S E T V O L T A G E (RTT)
Initial, @ +25°C Adjustable to Zero
(±15 ±15/G)mVmax
(±5±5/G)mVmax
vs. Temperature (0°C to +70°C)
RATED O U T P U T
Voltage (Out HI to Out L O )
Voltage at Out HI or Out L O (Ref. Pin 32)
Output Resistance
Output Ripple, 100 kHz Bandwidth
5 kHz Bandwidth
ISOLATED P O W E R O U T P U T 2
Voltage, N o Load
Accuracy
Current
Regulation, N o Load to Full Load
Ripple
O S C I L L A T O R DRIVE I N P U T
Input Voltage
Input Frequency
P O W E R S U P P L Y (AD202 Only)
Voltage, Rated Performance
Voltage, Operating
Current, N o Load (Vs = +15 V)
TEMPERATURE RANGE
Rated Performance
Operating
Storage
P A C K A G E DIMENSIONS*
SIP Package (Y)
DIP Package (N)

AD202J

AD202K

*
*
*
*

*
*
*
*

±0.01%/V
±0.05% max

±0.01%/V
±0.025% max

*

*

*

4

750 V nns
±1000 V Peak

1500 V rms
±2000 V Peak

105 dB

105 dB

*

*

lOOdBmin

100 dB m m

*
*

*
*

*
*

*
*

*
*

«
*

*
*

*
*

*
*

*
*
-

2kHz

2kHz

*

*

(±15±15/G)mVmax

(±5±5/G)mVmax

*
*
7kQ
*
*
*
*

(±io±^JM»n;
±5V

•

±6.5 V

*

3kQ

31(0

10 m V pk-pk
0.5 m V rms

*
*

*
*
7kQ
*
*

±7.5 V
±10%
2 m A (Either Output)5

*
*

*
*

2 m A (Either Output)3 400 uA Total

400 uA Total

100 m V pk-pk

*
*

*
*

*
*

15 V pk-pk Nominal
25 kHz Nominal

15 V pk-pk Nominal
25 kHz Nominal

N/A
N/A

N/A
N/A

N/A
N/A
N/A

N/A
N/A
N/A

+ 15 V ± 5 %
+15 V ± 10%
5 mA

+ 15 V ± 5 %
+ 15 V ± 10%

0°C to +70°C
-40°C to +85°C
-40°C to +85°C

*
*
*

*
#

2.08" x 0.250" x 0.625"
2.10" x 0.700" x 0.350"

*

*

5%

5mA

NOTES
Specifications same u AD204J.
'Nonlinearity is specified as a % deviation from a best straight line.
2
1.0 |iF min decoupling required (see text).
'3 m A with one supply loaded.
•Width is 0.25" typ, 0.26" max.
Specifications subject to change without notice
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AD202/AD204
PIN D E S I G N A T I O N S
AD202/AD204 SIP Package

AD246-SPECIFICATI0NS

Pin

Function

(typical @ +25°C & Vs = +15 V unless otherwise noted)

1
2
3
4
5
6
31
32
33
37
38

+INPUT
INPUT/Viso C O M M O N
-INPUT
INPUT FEEDBACK
-VKo OUTPUT
+V K 0 OUTPUT
+15 V POWER IN (AD202 ONLY)
CLOCK/POWER C O M M O N
CLOCK INPUT (AD204 ONLY)
OUTPUT LO
OUTPUT HI

Model
OUTPUT
Frequency
Voltage
Fan-Out

Function

1
2
3
18
19
20
21
22
36
37
38

+INPUT
INPUT/Viso C O M M O N
-INPUT
OUTPUT LO
OUTPUT HI
+ 15 V POWER IN (AD202 ONLY)
CLOCK INPUT (AD204 ONLY)
CLOCK/POWER C O M M O N
+V K 0 OUTPUT
-V K 0 OUTPUT
INPUT FEEDBACK

*
*
*
*

NOTES
'Specifications the same as the AD246JY.
'The high current drive output will not support a short to ground.
Specifications subject to change without nonce.

AD246 Pin Designations

Pin(Y)

Pin(N)

Function

1
2
12
13

12
1
14
24

+15 V POWER IN
CLOCK OUTPUT

COMMON
COMMON

ORDERING GUIDE
Model

Package
Option

M a x CommonMode Voltage (Peak)

Max
Linearity

AD202JY
AD202KY
AD202JN
AD202KN
AD204JY
AD204KY
AD204JN
AD204KN

SIP
SIP
DIP
DIP
SIP
SIP
DIP
DIP

1000 V
2000 V
1000 V
2000 V
1000 V
2000 V
1000 V
2000 V

±0.05%
±0.025%
±0.05%
±0.025%
±0.05%
±0.025%
±0.05%
±0.025%

CAUTION _ _ _ _ _ _
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection.
Although the AD202/AD204 features proprietary E S D protection circuitry, permanent damage
may occur on devices subjected to high energy electrostatic discharges. Therefore, proper E S D
precautions are recommended to avoid performance degradation or loss of functionality.

REV. B

AD246JN

25 kHz Nominal *
15 V p-p Nominal *
32 max
*

P O W E R SUPPLY
REQUIREMENTS
Input Voltage
+ 15 V ± 5 %
Supply Current
Unloaded
35 mA
Each AD204 Adds
2.2 mA
Each 1 m A Load on AD204
+V K o or -VIS0 Adds
0.7 m A

AD202/AD204 D I P Package

Pin

AD246JY
1
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